Processor for selectively performing multiplication/division

Details Processor for selectively performing multiplication/division Processor for selectively performing multiplication/division

1996-07-03

1998-07-07

Ngo, Chuong Dinh

Boots, shoes, and leggings

364764, G06F 752

Patent

active

057779074

ABSTRACT:
A processor 10 for selectively performing multiplication or division of two inputs comprises a pre-processing unit 20 for modifying the signs of the inputs; an aligning unit 30 for aligning bit positions of the sign-modified inputs; an arithmetic unit 40 for selectively performing multiplication or division of the sign-modified and bit-aligned inputs; a post-processing unit 50 for modifying the signs of outputs from the arithmetic unit; and a control unit 70 for controlling operations of the pre-processing unit, aligning unit, arithmetic unit, and post-processing unit.

REFERENCES:
patent: 3535498 (1970-10-01), Smith, Jr.
patent: 4441158 (1984-04-01), Kanuma
patent: 5270962 (1993-12-01), Fettweis
patent: 5444647 (1995-08-01), Komoda

Affiliated with

Also associated with

Rating

Processor for selectively performing multiplication/division does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor for selectively performing multiplication/division, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor for selectively performing multiplication/division will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1213575