Processor failure detection and recovery circuit in a dual proce

Details Processor failure detection and recovery circuit in a dual proce Processor failure detection and recovery circuit in a dual proce

1994-10-28

1996-06-25

Beausoliel, Jr., Robert W.

Excavating

371 491, 39518211, 3642304, 3642306, 364230, 364268, 3642665, 364DIG1, G06F 1100

Patent

active

055309461

ABSTRACT:
A dual processor computer system is disclosed that includes a processor failure detection and recovery circuit which initially designates one of the processing units as the lead-off master and the other processing unit as a slave. The processor failure detection and recovery circuit includes a timer unit which begins the countdown of a predetermined period in response to the initial resetting of the master and slave processors. The processor failure and detection circuit further includes a control unit which determines whether the master processor fails to reset or suffers from a hard failure by determining whether a bit of a storage unit has been set in response to software code intended for execution by the master processor during initialization. If the bit is not set before the lapse of the predetermined time period following reset, the control unit changes the designation of the slave processor to master and simultaneously resets the re-designated master. The control unit further holds the failed processing unit in an inactive state.

REFERENCES:
patent: 4351023 (1982-09-01), Richer
patent: 4757442 (1988-07-01), Sakata
patent: 4872106 (1989-10-01), Slater
patent: 4959768 (1990-09-01), Gerhart
patent: 5041966 (1991-08-01), Nakai et al.
patent: 5235700 (1993-08-01), Alaiwan et al.
patent: 5276823 (1994-01-01), Cutts, Jr. et al.
patent: 5295258 (1994-03-01), Jewett et al.

Affiliated with

Also associated with

Rating

Processor failure detection and recovery circuit in a dual proce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor failure detection and recovery circuit in a dual proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor failure detection and recovery circuit in a dual proce will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2198570