Processor-controller interface for non-lock step operation

Details Processor-controller interface for non-lock step operation Processor-controller interface for non-lock step operation

2007-07-10

2007-07-10

Sparks, Donald (Department: 2181)

Electrical computers and digital processing systems: processing

Processing architecture

Microprocessor or multichip or multimodule processor having...

C712S032000, C712S040000

Reexamination Certificate

active

10913991

ABSTRACT:
Method and apparatus for non-lock-step operation between a processor and a controller is described. An instruction is provided from the processor to the controller. A busy signal is provided from the controller to the processor to indicate that the controller is not ready to execute the instruction. Initiation of execution of the instruction by the controller is done while continuing to indicate to the processor that the controller is not ready to execute the instruction.

REFERENCES:
patent: 4785453 (1988-11-01), Chandran et al.
patent: 4965717 (1990-10-01), Cutts et al.
patent: 5276823 (1994-01-01), Cutts et al.
patent: 5440749 (1995-08-01), Moore et al.
patent: 5809336 (1998-09-01), Moore et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 6519710 (2003-02-01), Saunders et al.
U.S. Appl. No. 10/912,844, filed Aug. 6, 2004, Ansari et al.
U.S. Appl. No. 10/912,865, filed Aug. 6, 2004, Purcell et al.
U.S. Appl. No. 10/912,897, filed Aug. 6, 2004, Ansari et al.
U.S. Appl. No. 10/913,231, filed Aug. 6, 2004, Ansari et al.
U.S. Appl. No. 10/913,282, filed Aug. 6, 2004, Ansari et al.
QinetiQ: Data Sheet—Preliminary; “Quixilica Floating-Point Unit for PPC405 Core with Optimised Vector Maths Library”; NASoftware Limited; QINETIQ/S&E/APC/TDS021842, Issue 2; pp. 1-4.
IBM; “Book E—Enhanced PowerPC Architecture”; Version 1.0; May 7, 2002; pp. 1-438.
Xilinx, Inc.; “The Progammable Logic Data Book 2000”; Published Apr. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 3-75 through 3-96.
Xilinx,, Inc.; “Virtex-II Platform FPGA Handbook”; published Dec. 2000; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 33-75.
Xilinx, Inc.; “Virtex-II Pro Platform FPGA Handbook”; published Oct. 14, 2002; available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124; pp. 19-71.

Affiliated with

Also associated with

Rating

Processor-controller interface for non-lock step operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor-controller interface for non-lock step operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor-controller interface for non-lock step operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3798946