Boots – shoes – and leggings
Patent
1989-01-25
1991-03-19
Lee, Thomas C.
Boots, shoes, and leggings
3642286, 3642423, 3642601, 3642629, 364263, G06F 1516, G06F 1338
Patent
active
050016245
ABSTRACT:
A data processing system including a processor that executes a plurality of instructions including at least one instruction that requires an external operation to be performed. The processor provides information for this external operation instruction to an external device and continues to execute instructions that do not require the results from this external operation. The external device receives the information from the processor, performs the external operation and provides the results to the processor. A further aspect of this data processing system is an interface that is interconnected between the processor and the external device. The processor provides the external operation information to the interface. The interface in turn provides the information to the external device and concurrently accesses data from the memory that will be required by the external device for performing the external operation.
REFERENCES:
patent: 3588829 (1971-06-01), Boland et al.
patent: 3713107 (1973-01-01), Barsamian
patent: 3949379 (1976-04-01), Ball et al.
patent: 3962706 (1976-06-01), Dennis et al.
patent: 4042914 (1977-08-01), Curley et al.
patent: 4071890 (1978-01-01), Pandeya
patent: 4153932 (1979-05-01), Dennis et al.
patent: 4181934 (1980-01-01), Marenin
patent: 4370710 (1983-01-01), Kroft
patent: 4376976 (1983-03-01), Lahti et al.
patent: 4384324 (1983-05-01), Kim et al.
patent: 4395758 (1983-07-01), Helenius et al.
patent: 4451884 (1984-05-01), Heath et al.
patent: 4481578 (1984-11-01), Hughes et al.
patent: 4493051 (1985-01-01), Brezzo et al.
patent: 4509116 (1985-04-01), Lackey et al.
patent: 4590556 (1986-05-01), Berger et al.
patent: 4591975 (1986-05-01), Wade et al.
patent: 4630195 (1986-12-01), Hester et al.
patent: 4648034 (1987-03-01), Heninger
patent: 4654788 (1987-03-01), Bondreau et al.
patent: 4675806 (1987-06-01), Uchida
patent: 4688170 (1987-08-01), Waite et al.
patent: 4700292 (1987-10-01), Campanini
patent: 4729094 (1988-03-01), Zolnowsky et al.
"The 801 Minicomputer", by George Radin, pp. 212-221.
"Data-flow IC Makes Short Work of Tough Processing Chores", Electronic Design, pp. 191-206.
"A Preliminary Architecture for a Basic Data-Flow Processor", by J. B. Dennis and D. P. Misunas, pp. 126-132.
"A Data Flow Multiprocessor", IEEE Transactions on Computers, vol. C-26, No. 2, Feb. 1977, pp. 138-146 (J. Rumbaugh).
"The Piecewise Data Flow Architecture: Architectural Concepts", IEEE Transactions on Computers, vol. C-32, No. 5, May 1983, pp. 425-438 (J. Requa/J. McGraw).
"The Control Data 6600", by Thornton (pp. 6-7, 124-141).
Hoffman Harrell
Smith Scott M.
Voltin John A.
Wright Charles G.
Lee Thomas C.
Tyson Thomas E.
LandOfFree
Processor controlled DMA controller for transferring instruction does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor controlled DMA controller for transferring instruction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor controlled DMA controller for transferring instruction will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2014982