Electrical computers and digital processing systems: processing – Instruction issuing
Reexamination Certificate
2006-07-11
2006-07-11
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Instruction issuing
Reexamination Certificate
active
07076638
ABSTRACT:
In order to overcome the problem that conditionally executed instructions are executed as no-operation instructions if their condition is not fulfilled, leading to poor utilization efficiency of the hardware and lowering the effective performance, the processor decodes a number of instructions that is greater than the number of provided computing units and judges their execution conditions with an instruction issue control portion before the execution stage, Instructions for which the condition is false are invalidated, and subsequent valid instructions are assigned so that the computing units (hardware) is used efficiently. A compiler performs scheduling such that the number of instructions whose execution condition is true does not exceed the upper limit of the degree of parallelism of the hardware. The number of instructions arranged in parallel at each cycle may exceed the degree of parallelism of the hardware.
REFERENCES:
patent: 5295249 (1994-03-01), Blaner et al.
patent: 5355460 (1994-10-01), Eickemeyer et al.
patent: 5440703 (1995-08-01), Ray et al.
patent: 5459844 (1995-10-01), Eickemeyer et al.
patent: 5598546 (1997-01-01), Blomgren
patent: 5600806 (1997-02-01), Brown et al.
patent: 5870582 (1999-02-01), Cheong et al.
patent: 5872990 (1999-02-01), Luick et al.
patent: 5961629 (1999-10-01), Nguyen et al.
patent: 6115806 (2000-09-01), Yoshida
patent: 6253371 (2001-06-01), Iwasawa et al.
patent: 6269439 (2001-07-01), Hanaki
patent: 6367070 (2002-04-01), Haghighat et al.
patent: 1117166 (1996-02-01), None
patent: 1206145 (1999-01-01), None
patent: 1 011 052 (2000-06-01), None
patent: 62-65133 (1987-03-01), None
patent: 64-082131 (1989-03-01), None
patent: 09-265400 (1997-10-01), None
patent: 09-311786 (1997-12-01), None
patent: 10-27102 (1998-01-01), None
patent: 11-296377 (1999-10-01), None
patent: 2000-3279 (2000-01-01), None
patent: 2000-284970 (2000-10-01), None
patent: 2001-236227 (2001-08-01), None
Suresh, P., et al., “PERL A Registerless Architecture”, High Performance Computing, 1998, 5th International Confernce On Madras, India Dec. 17-20, 1998, Los Angeles, CA, USA, pp. 33-40, XP 010317631.
Sato, T., et al., “In Search Of Efficient Reliable Processor Design”, Parallel Processing, International Conference, Sep. 3-7, 2001, Piscataway, NJ, USA, pp. 525-532, XP010558340.
Heishi Taketo
Higaki Nobuo
Ogawa Hajime
Takayama Shuichi
Tanaka Tetsuya
LandOfFree
Processor, compiler and compilation method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor, compiler and compilation method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor, compiler and compilation method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3570506