Processor chip with multiple computing elements and external...

Details Processor chip with multiple computing elements and external... Processor chip with multiple computing elements and external...

2011-03-29

2011-03-29

Kim, Kenneth S (Department: 2111)

Electrical computers and digital processing systems: processing

Processing architecture

Microprocessor or multichip or multimodule processor having...

C710S305000, C710S306000, C712S038000

Reexamination Certificate

active

07917730

ABSTRACT:
A multi-chip processor apparatus includes multiple processor chips on a substrate. At least one of the multiple processor chips includes a die with a primary interconnect trunk that communicates information between multiple compute elements situated along the primary interconnect trunk. That multiple processor chip includes a secondary interconnected trunk that may be oriented perpendicular with respect to the primary interconnect trunk. The secondary interconnect trunk communicates information off-chip via a number of I/O interfaces at the perimeter of that multiple processor chip. The secondary interconnect trunk intersects the primary interconnect trunk at an intersection at which a bus control element is located. The bus control element includes a primary trunk interface that couples to the primary interconnect trunk at the intersection to enable the bus control element to control on-chip communication among the compute elements via coherency signals on the primary interconnect trunk. The bus control element includes a secondary trunk interface coupled to the secondary interconnect trunk.

REFERENCES:
patent: 5625301 (1997-04-01), Plants
patent: 6092174 (2000-07-01), Roussakov
patent: 6487651 (2002-11-01), Jackson
patent: 7302510 (2007-11-01), Frederickson
patent: 2004/0210738 (2004-10-01), Kato
patent: 2004/0266084 (2004-12-01), Fujishima
patent: 2006/0206657 (2006-09-01), Clark
patent: 2007/0186027 (2007-08-01), Klema
Aggarwal—“Isolation in Commodity Multicore Processors”, IEEE Computer Society (Jun. 2007).
Bergamaschi—“Exploring Power Management In Multi-Core Systems” Design Automation Conference, 2008 ASPDAC (Mar. 21, 2008).
Chen—“A Function-Based On-Chip Communication Design In The Heterogeneous Multi-Core Architecture”, ICMUE—IEEE Computer Society (2007).
Demassas—“Comparison Of Memory Write Policies For NoC Based Multicore Cache Content Systems”, Design, Automation and Test in Europe (2008).
Foster—First Silicon Functional Validation and Debug of Multicore Microprocessors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems (May 2005).
Gschwind—“Synergistic Processing In Cell's Multicore Architecture”, IEEE Computer Society (Mar. 2006).
Kirnan—“On-Chip Optical Technology In Future Bus-Based Multicore Designs”,IEEE Comp. Soc. (Jan. 2007).
Kumar—“Interconnections in Multi-core Architectures . . . ”, IEEE ISCA (2005).
McCool—“Scalable Programming Models for Massively Multicore Processors”, Proc. IEEE (May 2008).
Shikano—“Software-Cooperative Power-Efficient Heterogeneous Multi-Core for Media Processing”, Design Automation Conference (ASPDAC) (2008).
Wagner—“MCjammer: Adaptive Verification for Multi-core Designs”, 2008.
Hofstee—Power Efficient Processor Design and the Cell Processor, IBM (2005).
Intel1—The Intel Pentium III Processor Family Brought Us . . . , Intel (2000).
Intel2—The Pentium 4 Processor Takes A Leap Forward, Delivering . . . , Intel (2000).
Wang—The Cell Processor, ISSCC (2005).

Affiliated with

Also associated with

Rating

Processor chip with multiple computing elements and external... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor chip with multiple computing elements and external..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor chip with multiple computing elements and external... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2761601