Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2011-08-09
2011-08-09
Kindred, Alford W (Department: 2181)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
Reexamination Certificate
active
07996652
ABSTRACT:
A processor architecture includes a plurality of elements arranged in an array of rows and columns and a plurality of first and second bus pairs with the first pair being located between different adjacent rows of the array and having first and second buses running in opposite directions and the second bus pair being located between different adjacent columns of the array and having third and fourth buses running in opposite directions and intersecting the first and second buses. A plurality of switch matrices located at an intersection of one of the first bus pairs and one of the second bus pairs includes inputs and outputs for first, second, third and fourth buses and switch elements for switchably connecting the inputs and outputs.
REFERENCES:
patent: 4974190 (1990-11-01), Curtis
patent: 5241491 (1993-08-01), Carlstedt
patent: 5408676 (1995-04-01), Mori
patent: 5826049 (1998-10-01), Ogata et al.
patent: 0492174 (1992-07-01), None
patent: PCT/US89/04281 (1990-04-01), None
patent: WO 91/11770 (1991-08-01), None
Schmidt, Ulrich et al., “Datawave: A Single-Chip Multiprocessor for Video Applications”, IEEE Micro—Jun. 1991 (pp. 22-25, 88-94), USA.
Shigei, Noritaka et al., “On Efficient Spare Arrangements and an Algorithm with Relocating Spares for Reconfiguring Processor Arrays”, IEICE Trans. Fundamentals, Jun. 1997.
Reiner Hartenstein et al., on Reconfigurable Co-Processing Units, Proceedings of Reconfigurable Architectures Workshop (RAW98), Mar. 30, 1998.
Int'l Search Report dated Jun. 16, 2003.
Int'l Preliminary Examination Report dated Jul. 14, 2003.
Claydon Anne Patricia
Claydon Anthony Peter John
Geib Benjamin P
Kindred Alford W
Potomac Patent Group PLLC
LandOfFree
Processor architecture with switch matrices for transferring... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor architecture with switch matrices for transferring..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor architecture with switch matrices for transferring... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2784824