Processor architecture and a method of processing

Details Processor architecture and a method of processing Processor architecture and a method of processing

2006-10-03

2006-10-03

Nguyen, Brian (Department: 2616)

Multiplex communications

Communication techniques for information carried in plural...

Adaptive

C370S395400

Reexamination Certificate

active

07116680

ABSTRACT:
A process and architecture to simplify the implementation of a high-speed scheduler. A traditional packet based scheduler works the length of the packet. Instead, the present invention uses a transmit queue that determines how many times a portion of a packet needs to be transmitted independent of the process to modify or transform the packet. The packet could be an ATM cell, it could be a fabric cell, or it could be a portion of a frame-based transmission of the packet. As a result, the transmit queue need only determine how many times (times to transmit (TTT)) to schedule transmission of part of the packet. The determined TTT from the transit queue takes into account the packet-based modifications that will be performed on the packet. The TTT is used to determine how many cells the packet needs to be divided into. In another illustrative embodiment, the number of cells or the TTT is determined prior to adding or removing data from the packet. In a further illustrative embodiment, the transmit queue is separate from the circuitry that modifies the packet. In other words, determining the TTT for a packet is separate from the process of modifying the packet for transmission.

REFERENCES:
patent: 6243365 (2001-06-01), Mansfield et al.
patent: 6381242 (2002-04-01), Maher et al.
patent: 6654373 (2003-11-01), Maher et al.
patent: 6711126 (2004-03-01), Besset-Bathias
patent: 6781994 (2004-08-01), Nogami et al.
patent: 6795435 (2004-09-01), Jouppi et al.
patent: 6819658 (2004-11-01), Agarwal et al.
patent: 6917614 (2005-07-01), Laubach et al.
patent: 2001/0012294 (2001-08-01), Kadambi et al.
patent: 2002/0099855 (2002-07-01), Bass et al.
patent: 2004/0017812 (2004-01-01), Kamo

Affiliated with

Also associated with

Rating

Processor architecture and a method of processing does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor architecture and a method of processing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor architecture and a method of processing will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3709839