Boots – shoes – and leggings
Patent
1992-06-22
1995-04-04
Gossage, Glenn
Boots, shoes, and leggings
364DIG1, 395725, G06F 1200, G06F 1300
Patent
active
054044839
ABSTRACT:
A processor and method for delaying the processing of cache coherency transactions during outstanding cache fills in a multi-processor system using a shared memory. A first processor fetches data having a specified address by addressing a cache memory, and when the specified address is not in the cache, saving the specified address in a fill address memory, and sending a fill request to the shared memory. Before return of fill data, the first processor receives a cache coherency request including the specified address from a second processor requesting invalidation of an addressed block of data. The first processor responds by checking whether the fill address memory includes the specified address, and upon finding the specified address in the fill address memory, delaying execution of the cache coherency request until the fill data is returned, and when the fill data is returned, using the fill data without retaining a validated block of the fill data in the cache. In a preferred embodiment, the fill memory is a content-addressable memory including a plurality of entries, and each entry has a fill address, an ownership fill bit (OREAD), an ownership-read invalidate pending bit (OIP), and a read invalidate pending bit (RIP). The OIP or RIP bit is set when execution of a cache coherency request is delayed, and these bits are read upon completion of a fill to execute the delayed request.
REFERENCES:
patent: 4142234 (1979-02-01), Bean et al.
patent: 4195340 (1980-03-01), Joyce
patent: 4197580 (1980-04-01), Chang et al.
patent: 4410944 (1983-10-01), Kronies
patent: 4445174 (1984-04-01), Fletcher
patent: 4502110 (1985-02-01), Saito
patent: 4527238 (1985-07-01), Ryan et al.
patent: 4587610 (1986-05-01), Rodman
patent: 4622631 (1986-11-01), Frank et al.
patent: 4654819 (1987-03-01), Stiffler et al.
patent: 4768148 (1988-08-01), Keeley et al.
patent: 4858111 (1989-08-01), Steps
patent: 4858116 (1989-08-01), Gillett, Jr. et al.
patent: 4875155 (1989-10-01), Iskiyan et al.
patent: 4875160 (1989-10-01), Brown, III
patent: 5016168 (1991-05-01), Liu
patent: 5045996 (1991-09-01), Barth et al.
patent: 5155843 (1992-11-01), Stamm et al.
patent: 5222224 (1993-06-01), Flynn et al.
patent: 5226143 (1993-07-01), Baird et al.
patent: 5226144 (1993-07-01), Moriwaki et al.
patent: 5228136 (1993-07-01), Shimizu et al.
patent: 5249284 (1993-09-01), Kass et al.
patent: 5265232 (1993-11-01), Gannon et al.
patent: 5276852 (1994-01-01), Callander et al.
Archibald et al., "Cache Coherence Protocols: Evaluation Using a Multi-Processor Simulation Model," ACM Transactions on Computer Systems, No. 4, Nov. 1986, New York, N.Y., U.S.A., pp. 273-298.
Tang, "Cache System Design in the Tightly Coupled Multiprocessor System," American Federation of Information Processing Soc., Joint Computer Conf., vol. 45: Proceedings of the National Computer Conference, New York, Jun. 7-10, 1976, U.S.A., pp. 749-753.
Bahar Ruth I.
Stamm Rebecca L.
Wade Nicholas D.
Digital Equipment Corporation
Fisher Arthur W.
Gossage Glenn
Maloney Denis G.
LandOfFree
Processor and method for delaying the processing of cache cohere does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processor and method for delaying the processing of cache cohere, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and method for delaying the processing of cache cohere will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2385246