Processor and a method for handling and encoding...

Details Processor and a method for handling and encoding... Processor and a method for handling and encoding...

2006-06-13

2006-06-13

Chan, Eddie (Department: 2183)

Electrical computers and digital processing systems: processing

Processing architecture

Long instruction word

C712S210000

Reexamination Certificate

active

07062634

ABSTRACT:
A processor is described in which the need to encode no-operation instructions (nops) in the program is minimised by providing a device for generating nops in response to information encoded in operative instructions.

REFERENCES:
patent: 5819058 (1998-10-01), Miller et al.
patent: 5922065 (1999-07-01), Hull et al.
patent: 5970241 (1999-10-01), Deao et al.
patent: 6044450 (2000-03-01), Tsushima et al.
Hennessy and Patterson. Computer Organization and Design, 2nd ed. Morgan Kaufmann Publishers, 1998. p. 478.

Affiliated with

Also associated with

Rating

Processor and a method for handling and encoding... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor and a method for handling and encoding..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor and a method for handling and encoding... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3637185