Processor address recall system

Details Processor address recall system Processor address recall system

1975-02-10

1977-04-05

Shaw, Gareth D.

Communications: electrical

Digital comparator systems

G06F 1100, G06F 1106

Patent

active

040165434

ABSTRACT:
An address recall system coupled to a processor to permit operator examination of a predetermined number of executed system addresses. A processor system address is manually inserted to the recall system. When a system address being executed compares with the operator address setting, an address equality signal is generated. The recall system logic generates either a stop or interrupt state for the processor responsive to actuation of another manually operated input switch. Addresses being executed by the processor are stored in a push down memory stack within the recall system. When an address equality signal is generated, one or more of the consecutively executed addresses contained in the memory stack may be manually displayed in the reverse order of execution.

REFERENCES:
patent: 3213427 (1965-10-01), Schmitt
patent: 3461434 (1969-08-01), Barton
patent: 3522597 (1970-08-01), Murphy
patent: 3540003 (1970-11-01), Murphy
patent: 3771131 (1973-11-01), Ling

Affiliated with

Also associated with

Rating

Processor address recall system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor address recall system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor address recall system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2269938