Processing unit having multioperand decimal addition

Details Processing unit having multioperand decimal addition Processing unit having multioperand decimal addition

2004-12-16

2010-06-22

Bullock, Jr., Lewis A (Department: 2193)

Electrical computers: arithmetic processing and calculating

Electrical digital calculating computer

Particular function performed

C708S700000, C708S708000

Reexamination Certificate

active

07743084

ABSTRACT:
A multi-operand decimal adder is described that performs addition on multiple binary coded decimal (BCD) operands. The multi-operand decimal adder uses binary carry-save adders to produce intermediate sums and carries, and outputs a decimal result based on the intermediate sums and carries. In various configurations, the multi-operand decimal adder may perform speculative or non-speculative binary carry-save addition. The multioperand decimal adders achieve a reasonable critical path. As a result, the decimal adders and the techniques described herein may be especially suited for numerically intensive commercial applications, such as spreadsheet or financial applications where large amounts of decimal data typically need to be processed quickly.

REFERENCES:
patent: 3991307 (1976-11-01), Peddle et al.
patent: 4118786 (1978-10-01), Levine et al.
patent: 4138731 (1979-02-01), Kamimoto et al.
patent: 4172288 (1979-10-01), Anderson
patent: 4276596 (1981-06-01), Flynn et al.
patent: 4488252 (1984-12-01), Vassar
patent: 4677583 (1987-06-01), Ohtsuki et al.
patent: 4805131 (1989-02-01), Adiletta et al.
patent: 4839850 (1989-06-01), Noll et al.
patent: 4864527 (1989-09-01), Peng et al.
patent: 4866656 (1989-09-01), Hwang
patent: 5007010 (1991-04-01), Flora
patent: 5027308 (1991-06-01), Sit et al.
patent: 5424968 (1995-06-01), Okamoto
patent: 5732007 (1998-03-01), Grushin et al.
patent: 5745399 (1998-04-01), Eaton et al.
patent: 5808926 (1998-09-01), Gorshtein et al.
patent: 5928319 (1999-07-01), Haller et al.
patent: 5931896 (1999-08-01), Kawaguchi
patent: 6148316 (2000-11-01), Herbert et al.
patent: 6292819 (2001-09-01), Bultmann et al.
patent: 6546411 (2003-04-01), Singh
patent: 7299254 (2007-11-01), Alagarsamy et al.
patent: 2001/0051969 (2001-12-01), Oberman
patent: 2002/0129075 (2002-09-01), Park et al.
patent: 2002/0133525 (2002-09-01), Chen et al.
patent: 2003/0055859 (2003-03-01), Seidel et al.
patent: 2003/0101207 (2003-05-01), Dhong et al.
Martin S. Schmookler et al., “High Speed Decimal Addition,”IEEE Transactions on Computers, vol. C-20, No. 8, pp. 862-866, Aug. 1971.
Mark A. Erle et al., “Decimal Multiplication Via Carry-Save Addition,”IEEE 14thInternational Conference on Application-Specific Systems, Architectures and Processors, 11 pages, 2003.
Behrooz Shirazi et al., “RBCD: Redundant Binary Coded Decimal Adder,”IEEE Proceedings, vol. 136, Part E, No. 2, pp. 156-160, Mar. 1989.
Behrooz Shirazi et al., “VLSI Designs for Redundant Binary-Coded Decimal Addition,”Proceedings of the 7th Annual International Conference on Computers and Communications, pp. 52-56, Mar. 1988.
Robert D. Kenney et al., “Multioperand Decimal Addition,”Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 10 pages, Feb. 2004.
Draft Standard for Floating-Point Arithmetic P754/D0.10.9, http://754r.ucbtest.org/drafts/754r.pdf, IEEE, 136 pages, Apr. 6, 2005.
U.S. Appl. No. 10/941,645, filed Sep. 15, 2004, entitled “Decimal Floating-Point Adder.”
Office Action dated Jun. 16, 2008, for U.S. Appl. No. 10/941,645, (6 pages).
Cowlishaw, “Decimal Floating-Point:Algorism for Computers”, Proceedings of the 16thSymposium on Computer Arithmetic (ARITH'03), 2003 IEEE, (8 pages).
Logan, “What Is Scientific Notation and How Is It Used?”, © 1995, Revised Jul. 11, 2001, http://members.aol.com/profchm/sci—not.html, printed on Apr. 2, 2008, (9 pages).
Cowlishaw et al., “A Decimal Floating-Point Specification”, pp. 147-154, 2001 IEEE.
Thompson et al., “A 64-bit Decimal Floating-Point Adder”, Proceedings of the IEEE Computer Society Annual Symposium on VLSI Emerging Trends in VLSI Systems Design (ISVLSI'04), 2004, IEEE, (2 pages).
Office Action dated Nov. 18, 2008, for U.S. Appl. No. 10/941,645, (4 pages).

Affiliated with

Also associated with

Rating

Processing unit having multioperand decimal addition does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processing unit having multioperand decimal addition, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing unit having multioperand decimal addition will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4195795