Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2011-07-26
2011-07-26
Li, Aimee J (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C712S015000, C712S016000, C712S225000
Reexamination Certificate
active
07987338
ABSTRACT:
A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.
REFERENCES:
patent: 4739476 (1988-04-01), Fiduccia
patent: 5630162 (1997-05-01), Wilkinson et al.
patent: 5689719 (1997-11-01), Miura et al.
patent: 0266300 (1988-05-01), None
European Search Report and Search Opinion for Application No. 10164530.7, mailed Oct. 1, 2010; 5 pages.
Shashi Kumar, Axel Jantsch, Juha-Pekka Soininen, Martti Forsell, Mikael Millberg, Johny Oberg, Kari Tiensyrja, and Ahmed Hemani; “A Network on Chip Architecture and Design Methodology”; Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2002; 8 pages.
Search Report and Search Opinion for Application No. 10168942.0-2211/2239667, mailed Oct. 8, 2010. 7 pages.
Karl-Erwin Grosspietsch and Erik Maehle; “Routing to Support Communication in Dependable Networks”; Proceedings of the 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing, Canary Islands, Spain, Jan. 9-11, 2002; 7 pages.
Search Report and Search Opinion for Application No. 10166234.4-2211/2237165, mailed Oct. 8, 2010. 7 pages.
F. Capello and C. Germain; “Toward High Communication Performance Through Compiled Communications on a Circuit Switched Interconnection Network”; Proceedings of First IEEE Symposium, Raleigh, NC, Jan. 22-25, 1995; 10 pages.
Chase Craig M.
Doerr Michael B.
Gibson David A.
Hallidy William H.
Coherent Logix, Incorporated
Hood Jeffrey C.
Li Aimee J
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Stevens Joel L.
LandOfFree
Processing system with interspersed processors using shared... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing system with interspersed processors using shared..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing system with interspersed processors using shared... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2694690