Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2006-09-28
2009-11-24
Nhu, David (Department: 2895)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
C438S113000, C257SE21237, C257SE21238, C257SE21329, C257SE21499
Reexamination Certificate
active
07622328
ABSTRACT:
A separation groove having a depth corresponding to a finished thickness of a semiconductor chip is formed in a boundary between a device region and an outer peripheral surplus region of a wafer, a protection tape whose adhesion is deteriorated by irradiation of ultraviolet rays is adhered on a surface, a portion of a back surface corresponding to the device region is ground, a thick reinforcing portion is formed on a portion corresponding to the outer peripheral surplus region. Next, only a portion of the protection tape adhered on the reinforcing portion is irradiated with ultraviolet rays, the reinforcing portion8is separated from the protection tape and is separated from the device region. A dicing frame is mounted on the back surface of the wafer having only the device region through a dicing tape, and the wafer is divided into semiconductor chips.
REFERENCES:
patent: 6581586 (2003-06-01), Sekiya
patent: 7384859 (2008-06-01), Watanabe
patent: 2007/0134889 (2007-06-01), Watanabe
patent: 2007/0134890 (2007-06-01), Watanabe
patent: 2007/0231929 (2007-10-01), Kajiyama et al.
patent: 2007/0284764 (2007-12-01), Sekiya
patent: H05-121384 (1993-05-01), None
Brinks Hofer Gilson & Lione
Disco Corporation
Nhu David
LandOfFree
Processing method of wafer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing method of wafer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing method of wafer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4070087