Processing high-speed digital signals

Details Processing high-speed digital signals Processing high-speed digital signals

2007-03-06

2007-03-06

Kumar, Pankaj (Department: 2611)

Pulse or digital communications

Synchronizers

Synchronizing the sampling time of digital data

Reexamination Certificate

active

10000036

ABSTRACT:
A first transparent latch receives a first synchronised signal changing its logic state synchronously with respect to a clock signal. A second transparent latch receives a second synchronised signal output by the first latch. When the clock signal has a first logic state the first latch has a non-responsive state and the second latch has a responsive state, and when the clock signal has a second logic state the first latch has the responsive state and the second latch has the non-responsive state. The change in logic state of a third synchronised signal output by the second latch is guaranteed to occur in a particular half-cycle of the clock signal, irrespective of process/voltage/temperature (PVT) variations of the circuitry. Clock recovery circuitry may have rising-edge and falling-edge latches; circulating control pattern verification circuitry; data synchronising circuitry for converting parallel data clocked by a first clock signal into serial data clocked by a second clock signal asynchronous with the first clock signal; and data recovery circuitry for producing an offset clock signal which suits a data eye shape of a received serial data stream.

REFERENCES:
patent: 4422176 (1983-12-01), Summers
patent: 4696019 (1987-09-01), Tulpule et al.
patent: 4740970 (1988-04-01), Burrows et al.
patent: 4935942 (1990-06-01), Hwang et al.
patent: 5004933 (1991-04-01), Widener
patent: 5081655 (1992-01-01), Long
patent: 5224070 (1993-06-01), Fandrich et al.
patent: 5509037 (1996-04-01), Buckner et al.
patent: 5535343 (1996-07-01), Verseput
patent: 5689533 (1997-11-01), Brauns et al.
patent: 6336181 (2002-01-01), Fuzisawa et al.
patent: 6445252 (2002-09-01), Eilken et al.
patent: 6668335 (2003-12-01), Breach et al.
patent: 0 942 533 (1999-09-01), None
patent: 2 692 695 (1993-12-01), None
patent: 1 259 268 (1972-01-01), None
patent: 8-202528 (1996-05-01), None

Affiliated with

Also associated with

Rating

Processing high-speed digital signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processing high-speed digital signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing high-speed digital signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3745927