Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2003-05-20
2009-12-01
Li, Aimee J (Department: 2183)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
Reexamination Certificate
active
07627737
ABSTRACT:
A flexible results pipeline for a processing element of a parallel processor is described. A plurality of result registers are selectively connected to each other, to processing logic of the processing element and to a neighborhood connection register configured to receive data from and send data to other processing elements. The connections between the result registers and between the result registers and the neighborhood connection register are selectively configurable by applied control signals.
REFERENCES:
patent: 4829460 (1989-05-01), Ito
patent: 5361367 (1994-11-01), Fijany et al.
patent: 5522085 (1996-05-01), Harrison et al.
patent: 5887160 (1999-03-01), Lauritzen et al.
patent: 6128720 (2000-10-01), Pechanek et al.
patent: 6587941 (2003-07-01), Flacks et al.
patent: 6615333 (2003-09-01), Hoogerbrugge et al.
patent: 6889317 (2005-05-01), Sami et al.
patent: 0 726 529 (1997-03-01), None
patent: 0 726 532 (1997-03-01), None
patent: 2 203 574 (1988-10-01), None
The D Latch at http://www.play-hookey.com/digital/d—nand—latch.html.
Computer Organization and Design.
Dorsey & Whitney LLP
Li Aimee J
Micro)n Technology, Inc.
LandOfFree
Processing element and method connecting registers to... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing element and method connecting registers to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing element and method connecting registers to... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4145890