Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing – Computer-to-computer data transfer regulating
Reexamination Certificate
2004-01-12
2008-11-18
Barot, Bharat N (Department: 2155)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
Computer-to-computer data transfer regulating
C709S223000, C709S234000, C709S237000, C714S048000, C714S704000, C714S798000, C710S071000, C370S366000
Reexamination Certificate
active
07454514
ABSTRACT:
A data communications architecture employing serializers and deserializers that reduces data communications latency. In an illustrative implementation, the data communications architecture communicates data across communications links. The architecture maintains various mechanisms to promote data communications speed and to avoid communication link down time. These mechanisms perform the functions including but not limited to handling uncertain data arrival times, detecting single bit and multi-bit errors, handling communications link failures, addressing failed link training, identifying and marking data as corrupt, and identifying and processing successful data transactions across the communications link.
REFERENCES:
patent: 5414830 (1995-05-01), Marbot
patent: 6516952 (2003-02-01), Wang et al.
patent: 6628679 (2003-09-01), Talarek
patent: 6647428 (2003-11-01), Bannai et al.
patent: 7010612 (2006-03-01), Si et al.
patent: 7062568 (2006-06-01), Senevirathne et al.
patent: 7082556 (2006-07-01), Fishman et al.
patent: 7159137 (2007-01-01), Nemawarkar et al.
patent: 7251764 (2007-07-01), Bonneau et al.
patent: 2003/0149922 (2003-08-01), Lai
patent: 2003/0189903 (2003-10-01), Hsu
patent: 2003/0210071 (2003-11-01), Fowler
IBM Corporation, “Blue Logic Ethernet Family of Cores”, IBM Microelectronics Division, (2001), (located at .ibm.com/chips).
IBM Corporation, “Blue Logic High-Speed SERDES Family of Cores”, IBM Microelectronics Division, (2003), (located at ibm.com/chips).
Hannum David Paul
Lesartre Gregg Bernard
Barot Bharat N
Hewlett--Packard Development Company, L.P.
LandOfFree
Processing data with uncertain arrival time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing data with uncertain arrival time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing data with uncertain arrival time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4034544