Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Reexamination Certificate
2006-10-17
2006-10-17
Chaki, Kakali (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
Reexamination Certificate
active
07124160
ABSTRACT:
According to the invention, a processing core is disclosed that includes a first source register, a number of second operands, a destination register, and a number of arithmetic processors. A bitwise inverter is coupled to at least one of the first number of operands and the second number of operands. The first source register includes a plurality of first operands and the destination register includes a plurality of results. The number of arithmetic processors are respectively coupled to the first operands, second operands and results, wherein each arithmetic processor computes one of a sum and a difference of the first operand and a respective second operand.
REFERENCES:
patent: 3694642 (1972-09-01), Grannis
patent: 3993891 (1976-11-01), Beck et al.
patent: 5687338 (1997-11-01), Boggs et al.
patent: 5701263 (1997-12-01), Pineda
patent: 5754457 (1998-05-01), Eitan et al.
patent: 5793655 (1998-08-01), Harlap et al.
patent: 5831885 (1998-11-01), Mennemeier
patent: 5864703 (1999-01-01), van Hook et al.
patent: 5880979 (1999-03-01), Mennemeier et al.
patent: 5898601 (1999-04-01), Gray et al.
patent: 5900011 (1999-05-01), Saulsbury et al.
patent: 5909572 (1999-06-01), Thayer et al.
patent: 5915109 (1999-06-01), Nakakimura et al.
patent: 5933650 (1999-08-01), van Hook et al.
patent: 5957996 (1999-09-01), Shiraishi
patent: 5959874 (1999-09-01), Lin et al.
patent: 6016543 (2000-01-01), Suzuki et al.
patent: 6115812 (2000-09-01), Abdallah et al.
patent: 6128702 (2000-10-01), Saulsbury et al.
patent: 6141675 (2000-10-01), Slavenburg et al.
patent: 6243730 (2001-06-01), Wang
patent: 6377970 (2002-04-01), Abdallah et al.
patent: 6397235 (2002-05-01), Van Eijndhoven et al.
patent: 6408320 (2002-06-01), Shiell
patent: 6675286 (2004-01-01), Sun et al.
patent: 6839728 (2005-01-01), Pitsianis et al.
patent: WO 80/01423 (1980-07-01), None
Philips Inc., An Introduction to Very-long Instruction Word (VLIW) computer architecture, Aug. 6, 1997, Philips Semiconductors, Pub#: 9397-750-01759, pp. 1-11.
“UltraSPARC™ The Visual Instruction Set (VIS™): On Chip Support for New-Media Processing,” Sun Microsystems, Hardward & Networking, Microelectronics, White Paper, retrieved from the Internet: http://www.sun.com/microelectronics/whitepapers/—wp95-022, printed Jun. 4, 1999.
8XC251SB Embedded Microcontroller User's Manual, Order No. 272617-001, Intel, Feb. 1995, A1-A144.
Manual for M32000D3FP, Single Chip 32-Bit CMOS Microcomputer, Mitsubishi Microcomputers, Mitsubishi Electric, May 1998.
Subramania Sudharsanan, “MAJC-5200: A High Performance Microprocessor for Multimedia Computing,” Sun Microsystems, Inc., Paul Alto, CA.
VIS™ Instruction Set User's Manual, Sun Microsystems, Inc., Palo Alto, CA, Mar. 2000.
VIS™ Instruction Set User's Manual, Sun Microsystems, Sun Microelectronics, Mountain View, CA, Part No. 805-1394-01, Jul. 1997.
Ruby B. Lee, Hewlett-Packard, “Subword Parallelism with MAX-2,” Aug. 1996 IEEE.
Rice Daniel S.
Saulsbury Ashley
Chaki Kakali
Do Chat C.
Sun Microsystems Inc.
LandOfFree
Processing architecture having parallel arithmetic capability does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing architecture having parallel arithmetic capability, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing architecture having parallel arithmetic capability will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3694791