Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing – Computer-to-computer data transfer regulating
Reexamination Certificate
2006-10-17
2006-10-17
Tran, Philip B. (Department: 2155)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
Computer-to-computer data transfer regulating
C709S234000, C709S238000, C709S213000, C709S214000, C370S229000, C370S235000, C370S413000
Reexamination Certificate
active
07124196
ABSTRACT:
The disclosure includes description of a technique for processing a network packet at a device. The technique can include accessing an entry for a packet in one of a plurality of source queues and, based on the accessed entry, determining whether to queue an entry for the packet in at least one of a plurality of destination queues.
REFERENCES:
patent: 6088736 (2000-07-01), Manning et al.
patent: 6201729 (2001-03-01), Rivers
patent: 6246682 (2001-06-01), Roy et al.
patent: 6260099 (2001-07-01), Gilbertson et al.
patent: 6397352 (2002-05-01), Chandrasekaran et al.
patent: 6442172 (2002-08-01), Wallner et al.
patent: 6445680 (2002-09-01), Moyal
patent: 6487202 (2002-11-01), Klausmeier et al.
patent: 6963567 (2005-11-01), Kaniz et al.
patent: 2002/0039362 (2002-04-01), Fisher et al.
patent: 2002/0110086 (2002-08-01), Reches
patent: 2002/0131412 (2002-09-01), Shah et al.
patent: 2002/0172210 (2002-11-01), Wolrich et al.
patent: 2003/0043803 (2003-03-01), Hooper
patent: 2003/0110166 (2003-06-01), Wolrich et al.
patent: 2003/0231635 (2003-12-01), Kalkunte et al.
patent: 2004/0028044 (2004-02-01), Hooper
patent: 2004/0054880 (2004-03-01), Bernstein et al.
patent: 2004/0059828 (2004-03-01), Hooper et al.
patent: 2004/0071152 (2004-04-01), Wolrich et al.
patent: 2004/0098496 (2004-05-01), Wolrich et al.
patent: 2004/0098720 (2004-05-01), Hooper
patent: 2004/0202164 (2004-10-01), Hooper et al.
patent: 2004/0252711 (2004-12-01), Romano et al.
“IXP1200 Network Processor”, Software Reference Manual, Mar. 2000, Level One and Intel Company, Section 3, “Reference Design”, pp. 3-1-3-30.
“Intel IXP1200 Network Processor Family”, Hardware Reference Manual, Aug. 2001, Section 2, “Technical Introduction”, pp. 17-49.
“Intel WAN/LAN Access Switch Example Design for the Intel IXP1200 Network Processor”, Application Note, May 2001, 20 Pgs.
“ATM/OC-3 to Fast Ethernet IP Router Example Design”, 4 Pgs.
“WAN/LAN Access Switch Example Design for the Intel IXP1200 Network Processor”, 4 Pgs.
Gwennap et al: A Guide to Network Porcessors 2nd Ed., published Nov. 2001, The Linley Group; Chapters 3 & 5; 16 pages.
Intel IXP1200 Network Processor Microengine C RFC1812 Layer 3 Forwarding Example Design; Application Note; Sep. 2001; 24 pages.
Spalink et al: Evaluating Network Processors in IP Forwarding; Dep't of Computer Science; Princeton Univ.; Technical Report TR-626-00; Nov. 15, 2000; 12 pages.
Shah: Understanding Network Processors Version 1.0; Sep. 4, 2001; 93 pages.
Greenberg Robert A.
Intel Corporation
Tran Philip B.
LandOfFree
Processing a network packet using queues does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Processing a network packet using queues, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processing a network packet using queues will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3691678