Process or renders repeat operation instructions non-cacheable

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395445, 395403, 395375, 364DIG1, G06F 1208

Patent

active

057457280

ABSTRACT:
A Central Processing Unit is provided having an instruction processor for determining CPU instruction types. An instruction detector is included in the CPU for detecting whether a determined instruction is a non-cacheable repeat operation instruction. The CPU has an execution unit for executing instruction and for outputting a CPU signal indicating whether data associated with an instruction is cacheable.

REFERENCES:
patent: 4437149 (1984-03-01), Pomerene
patent: 5058006 (1991-10-01), Durdan et al.
patent: 5226138 (1993-07-01), Shermis
patent: 5301295 (1994-04-01), Leary et al.
patent: 5333296 (1994-07-01), Bouchard et al.
patent: 5481689 (1996-01-01), Stamm et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process or renders repeat operation instructions non-cacheable does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process or renders repeat operation instructions non-cacheable, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process or renders repeat operation instructions non-cacheable will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1542449

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.