Semiconductor device manufacturing: process – With measuring or testing – Packaging or treatment of packaged semiconductor
Patent
1996-02-23
2000-09-19
Graybill, David E.
Semiconductor device manufacturing: process
With measuring or testing
Packaging or treatment of packaged semiconductor
438613, 438615, 438106, 22818022, H01L 2166, H01L 2144, H01L 2148, G01R 3126
Patent
active
061210625
ABSTRACT:
A bump forming step forms a predetermined number of bumps on at least a first one of two components. A height measuring step measures the heights of the predetermined number of bumps. A fixing step fixes the two components together by means of the bumps with the distance between the two components determined, using the result of the height measurement, so that all of the predetermined number of bumps should come in contact with the second one of the two components. An oxide-film removing step removes the oxide film formed on the predetermined number of bumps after the height measuring step and before the fixing step. The fixing step comprises a press fixing step for press fixing the two components at the above distance by means of a press fixing method, and a melting step for causing the bumps to melt in a predetermined atmosphere so that the bumps firmly join the two components together. The distance is established by at least one of the press fixing step and the melting step.
REFERENCES:
patent: 4752027 (1988-06-01), Gschwend
patent: 4865245 (1989-09-01), Schultz et al.
patent: 4912545 (1990-03-01), Go
patent: 4974769 (1990-12-01), Mizuishi
patent: 5022580 (1991-06-01), Pedder
patent: 5056215 (1991-10-01), Blanton
patent: 5071787 (1991-12-01), Mori et al.
patent: 5125560 (1992-06-01), Degani et al.
patent: 5276289 (1994-01-01), Satoh et al.
patent: 5341980 (1994-08-01), Nishikawa et al.
Partial Translation and Summary of JP02-172296, Scientific and Technical Information Center, Dec. 6, 1995.
Hashimoto Kaoru
Karasawa Kazuaki
Nakanishi Teru
Sakamura Toshihiro
Fujitsu Limited
Graybill David E.
LandOfFree
Process of fabricating semiconductor unit employing bumps to bon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process of fabricating semiconductor unit employing bumps to bon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process of fabricating semiconductor unit employing bumps to bon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1071818