Active solid-state devices (e.g. – transistors – solid-state diode – Alignment marks
Reexamination Certificate
2005-02-15
2005-02-15
Eckert, George (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Alignment marks
C257S798000, C438S401000, C438S462000, C438S975000, C430S394000
Reexamination Certificate
active
06856029
ABSTRACT:
An integrated circuit substrate having a first surface for receiving a series of aligned layers during the creation of the integrated circuit, and a second surface disposed substantially opposite the first surface, where the second surface has at least one alignment mark for aligning the series of aligned layers one to another during creation of the integrated circuit. An apparatus for aligning a mask having an image and at least one complimentary alignment mark to a substrate having a first surface and a substantially opposing second surface, where the substrate has at least one alignment mark on the second surface.
REFERENCES:
patent: 4423127 (1983-12-01), Fujimura
patent: 5754405 (1998-05-01), Derouiche
patent: 5952247 (1999-09-01), Livengood et al.
patent: 5952694 (1999-09-01), Miyawaki et al.
patent: 6013954 (2000-01-01), Hamajima
patent: 6309943 (2001-10-01), Glenn et al.
patent: 6573986 (2003-06-01), Smith et al.
patent: 6645707 (2003-11-01), Amemiya et al.
patent: 61156837 (1986-07-01), None
patent: 05121767 (1993-05-01), None
Daniel David W.
Elmer James R. B.
Chu Chris C.
Eckert George
LSI Logic Corporation
Luedeka Neely & Graham P.C.
LandOfFree
Process independent alignment marks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process independent alignment marks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process independent alignment marks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3493286