Semiconductor device manufacturing: process – Avalanche diode manufacture
Reexamination Certificate
2001-06-25
2003-04-22
Cao, Phat X. (Department: 2814)
Semiconductor device manufacturing: process
Avalanche diode manufacture
C438S098000, C438S237000, C438S438000, C438S983000
Reexamination Certificate
active
06551892
ABSTRACT:
TECHNICAL FIELD
The present invention pertains to a process for the manufacture of integrated devices with gate oxide protection from damage due to the manufacturing process, and to a protection structure therefor. In particular, the present invention relates to a process for the manufacture of integrated devices comprising gate regions of conductive material, electrically insulated with respect to the substrate by an insulating layer (gate oxide).
BACKGROUND OF THE INVENTION
During the manufacture of integrated devices, a number of technological steps are present (such as, reactive ion-etching (RIE) or plasma deposition and/or etching) which induce the charging of certain layers of the wafer being processed, and specifically of the most exposed layer. When the most exposed layer is a conductor layer (such as defining polycrystalline silicon or metal lines), the voltage is transferred along the entire conductive line, and the system tends to discharge through the weakest point, usually represented by the gate oxide region. This situation is, however, undesirable in that it jeopardizes the reliability of the final device.
Proposed solutions to the foregoing include:
reducing the “antenna ratio”, defined by the ratio between the area of the conductive path and the area of the gate oxide region. In this way, the total capacity of the conductor layer that discharges through the gate oxide region is decreased, and thus the amount of charge present, given the same voltage, decreases;
inserting along the interconnections suitable N
+
/substrate diodes or P
+
/N well diodes which limit the maximum voltage that may be reached by the conductor layer and, if forward biased, prevent the conductor layer from being charged with negative voltage.
The problem existing in the manufacture of protection diodes normally inserted in integrated devices consists in the fact that the range of allowed voltages (for which there is no protection) is too wide as compared with current requirements, and they are limited by the diode breakdown voltage, typically higher than 10 V. On the other hand, the presence of voltages higher than 10 V on gate oxide regions having a thickness of 12 nm corresponds to the application of electric fields of over 8 MV/cm. In the case of gate oxide layers having a thickness of 7 nm, there are electric fields even greater than 14 MV/cm. These voltages are much higher than normal operating conditions and are even higher than the values at which the Fowler-Nordheim tunnel effect conduction mechanisms start, which may lead to degradation of the oxide regions. In practice, with the thicknesses currently envisaged, traditional diodes are not able to intervene before voltages dangerous for the oxide layers are set up, and hence do not provide an effective protection against damages to the gate oxide layers.
SUMMARY OF THE INVENTION
The invention provides a protective structure that prevents damages to the gate oxide layer during the process of manufacturing integrated devices.
According to the invention, a process for the manufacture of integrated devices with gate oxide protection from damages due to the manufacturing process and a protective structure is provided.
Zener diodes, the breakdown voltage of which is approximately 5 V, are inserted on the interconnection lines connected to gate regions, instead of the N
+
/substrate diodes or P
+
/N well diodes. The insertion of zener diodes reduces the range of voltages applied to the gate oxide regions without the protection structure intervening. This is particularly advantageous in advanced-technology devices, in which the thickness of the gate oxide may be 12 nm (0.5 &mgr;m technology), 7 nm (0.35 &mgr;m technology), or 5 nm (0.25 &mgr;m technology). The operation of the devices is not affected in that, with such advanced technologies, the operating voltage is scaled down, and is at most 3.3 V with a +10% margin. The value of the breakdown voltage guaranteed by zener diodes is hence more than adequate.
In case of transistors and high-voltage interconnections, which must handle higher voltages (such as those required for the operation of devices comprising non-volatile memories), it is possible to arrange a number of zener diodes in series so as to increase the total breakdown voltage.
REFERENCES:
patent: 5322803 (1994-06-01), Cappelletti et al.
patent: 5347185 (1994-09-01), Tailliet
patent: 5610425 (1997-03-01), Quigley et al.
patent: 5668384 (1997-09-01), Murakami
“Electrostatis Discharge Immune Storage Plate Structure For One-Device Cells,” IBM Technical Disclosure Bulletin, 29(4):1514-1515, Sep. 1986.
Patelmo Matteo
Pio Federico
Cao Phat X.
Doan Theresa T.
Jorgenson Lisa K.
Seed IP Law Group PLLC
STMicroelectronics S.r.l.
LandOfFree
Process for the manufacture of integrated devices with gate... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for the manufacture of integrated devices with gate..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for the manufacture of integrated devices with gate... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3070306