Fishing – trapping – and vermin destroying
Patent
1996-09-12
1998-01-13
Nguyen, Tuan H.
Fishing, trapping, and vermin destroying
437 51, 437 48, 437 59, H01L 2170
Patent
active
057078866
ABSTRACT:
An integrated circuit structure with input/output gate voltage regulation and parasitic zener and junction diodes for protection against damage resulting from electrostatic discharge (ESD) events. The circuit includes a first protective FET connected between an input/output pad and a ground potential of the integrated circuit. A diode voltage regulator is also connected between the gate of the first protective FET and a reference potential of the integrated circuit. The first protective FET receives a voltage from its gate-drain overlap capacitance during an ESD event. The diode is operative during an ESD event to provide a sufficient voltage to the first FET gate to permit a desired ESD current flow through the first protective FET. In one embodiment the first FET is an NMOS device and the diode voltage regulator is a series of p-n forward biased diodes.
REFERENCES:
patent: 3777216 (1973-12-01), Armstrong
patent: 4807080 (1989-02-01), Clark
patent: 4819047 (1989-04-01), Gilfeather et al.
patent: 4870530 (1989-09-01), Hurst et al.
patent: 4890187 (1989-12-01), Tailliet et al.
patent: 4922371 (1990-05-01), Gray et al.
patent: 4962320 (1990-10-01), Okada et al.
patent: 4990802 (1991-02-01), Smooha
patent: 5028819 (1991-07-01), Wei et al.
patent: 5051853 (1991-09-01), Hosoya
patent: 5051860 (1991-09-01), Lee et al.
patent: 5060037 (1991-10-01), Rountree
patent: 5086365 (1992-02-01), Lien
patent: 5138413 (1992-08-01), Grosset et al.
patent: 5157573 (1992-10-01), Lee et al.
patent: 5159518 (1992-10-01), Roy
patent: 5166089 (1992-11-01), Chen et al.
patent: 5276350 (1994-01-01), Merrill et al.
C. Duvvury et al., "Dynamic Gate Coupling of NMOS For Efficient Output ESD Protection," IEEE Proceedings of the IRP, Sanvary, 1992, pp. 141-150.
Consiglio Rosario
Sparacino Gina M.
LSI Logic Corporation
Nguyen Tuan H.
LandOfFree
Process for providing electrostatic discharge protection to an i does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for providing electrostatic discharge protection to an i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for providing electrostatic discharge protection to an i will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-325752