Process for precision alignment of chips for mounting on a subst

Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Subsequent separation into plural bodies

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438459, 438401, 438975, 438977, 257797, H01L 2130, H01L 2146

Patent

active

061108065

ABSTRACT:
A method is described for fabricating a module having a chip attached to a carrier substrate, wherein a guide substrate transparent to ablation radiation is used. A removable layer is provided on a surface of the guide substrate. A first alignment guide is formed on the removable layer, and a second alignment guide is formed on a front surface of the chip. The chip is aligned to the guide substrate by contacting the second alignment guide to the first alignment guide; the chip is then attached to the guide substrate. The carrier substrate is attached to the chip at the back surface of the chip. The interface between the removable layer and the guide substrate is then ablated using radiation (typically laser radiation) transmitted through the guide substrate, thereby detaching the guide substrate. Thin films with metal interconnections may then be provided on the front surface of the chip.

REFERENCES:
patent: 4670770 (1987-06-01), Tai
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4884122 (1989-11-01), Eichelberger et al.
patent: 4933042 (1990-06-01), Eichelberger et al.
patent: 4949148 (1990-08-01), Bartelink
patent: 5019535 (1991-05-01), Wojarowski et al.
patent: 5173759 (1992-12-01), Murano
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5373627 (1994-12-01), Grebe
patent: 5532519 (1996-07-01), Bertin et al.
patent: 6025638 (2000-02-01), Pogge et al.
patent: 6040204 (2000-03-01), Herden et al.
J. Pilchowski et al., "Silicon MCM with Fully Integrated Cooling," HDI Magazine, May 1998, p. 48.
J. Wolf et al., "System Integration for High Frequency Applications," Intl. J. of Microelectronics and Electronic Packaging 21, 119 (1998).
C.A. Armiento et al., "Gigabit Transmitter Array Modules on Silicon Waferboard," IEEE Transactions on Components, Hybrids and Manufacturing Technology 15, 1072 (1992).
M. Topper et al., "Embedding Technology--A Chip-First Approach Using BCB," 1997 Intl. Symposium on Advanced Packaging Materials, p. 11.
Jeffrey T. Butler et al., "Advanced Multichip Module Packaging of Micromechanical Systems," 1997 Intl. Conf. on Solid-State Sensors and Actuators, p. 261.
Robert Boudreau et al., "Wafer Scale Photonic-Die Attachment," IEEE Trans. on Components, Packaging and Manufacturing Technology-Part B, 21, 1070 (1998).
Z. Xiao et al., "Low Temperature Silicon Wafer-to-Wafer Bonding with Nickel Silicide," J. Electrochem. Soc. 145, 1360 (1998).
R. Fillion et al., "Plastic Encapsulated MCM Technology for High Volume, Low Cost Electronics," Circuit World 21, 28 (1995).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for precision alignment of chips for mounting on a subst does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for precision alignment of chips for mounting on a subst, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for precision alignment of chips for mounting on a subst will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1249288

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.