Process for precise multichip integration and product thereof

Details Process for precise multichip integration and product thereof Process for precise multichip integration and product thereof

1998-10-02

2000-05-23

Picardat, Kevin M.

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

Making plural separate devices

438401, 438462, 438975, H01L 2144

Patent

active

060665130

ABSTRACT:
Process for making an integrated circuit module and product thereof including a carrier supporting a plurality of precisely aligned semiconductor circuit chips having uniform thicknesses.

REFERENCES:
patent: 4489364 (1984-12-01), Chance et al.
patent: 4542397 (1985-09-01), Biegelsen et al.
patent: 4670770 (1987-06-01), Tai
patent: 4709468 (1987-12-01), Wilson
patent: 4783695 (1988-11-01), Eichelberger et al.
patent: 4884122 (1989-11-01), Eichelberger et al.
patent: 4933042 (1990-06-01), Eichelberger et al.
patent: 4949148 (1990-08-01), Bartelink
patent: 4954458 (1990-09-01), Reid
patent: 4961821 (1990-10-01), Drake et al.
patent: 4967146 (1990-10-01), Morgan et al.
patent: 5019535 (1991-05-01), Wojnarowski et al.
patent: 5023205 (1991-06-01), Reche
patent: 5034091 (1991-07-01), Trask et al.
patent: 5091330 (1992-02-01), Cambou et al.
patent: 5168344 (1992-12-01), Ehlert et al.
patent: 5207866 (1993-05-01), Lue et al.
patent: 5283205 (1994-02-01), Sakamoto
patent: 5331203 (1994-07-01), Wojnarowski et al.
patent: 5353498 (1994-10-01), Fillion et al.
patent: 5355102 (1994-10-01), Kornrumpf et al.
patent: 5373627 (1994-12-01), Grebe
patent: 5432681 (1995-07-01), Linderman
patent: 5545291 (1996-08-01), Smith et al.
patent: 5674785 (1997-10-01), Akram et al.
patent: 5693181 (1997-12-01), Bernstein
patent: 5731222 (1998-03-01), Malloy et al.
patent: 5770884 (1998-06-01), Pogge et al.
patent: 5786266 (1998-07-01), Borjta et al.
patent: 5814885 (1998-09-01), Pogge et al.
patent: 5866443 (1999-02-01), Pogge et al.
patent: 5880011 (1999-03-01), Zablotny et al.
patent: 5943587 (1999-08-01), Batterson et al.
patent: 5998868 (1999-12-01), Pogge et al.
M. Vangbo et al.; Precise Mask Alignment to the Crystallographic Orientation of Silicon Wafers Using Wet Anistropic Etching; J. Micromech, Microeng. 6; (1996) pp. 279-284.
D. Sander et al.; Fabrication of Metalilc Microstructures by Electroplating Using Deep-Etched Silicon Molds; Journal of Microelectromechanical Systems; vol 4, No. 2; Jun. 1995; pp. 81-86.
J. Talghader et al; Integration of Fluidically Self-Assembled Optoelectronic Devices Using a Silicon-Based Process; IEEE Photonics Technology Letters; vol. 7, No. 11; Nov. 1995; pp. 1321-1323.
H. Linde et al.; Wet Silicon Etching with Aqueous Amine Gallates; J. electrochem. Soc., vol. 139, No. 4, Apr. 1992; pp. 1170-1174.
HDMI--High Density Multichip Interconnect--Reliability Data; Hughes Microelectronic Circuits Division; Marketing Materials; No Date.
R. Wojnarowski et al.; Three Dimensional Hybrid Water Scale Integration Using the GE High Density Interconnect Technology; 1998 International Conference on Wafer Scale Integration; pp. 309-317.
M. Despont, et al.; New Design of Micromachined Capacitive Force Sensor; Journal of Micromechanics and Microengineering; vol. 2, No. 4, Dec. 1993; pp. 239-242.
M. Gdula, et al.; A 36-Chip Multiprocessor Multichip Module made with the General Electric High Density Interconnect Technology; GE Corporate Research and Dvlpmnt Ctr.; 1991 IEEE; pp. 727-730.

Affiliated with

Also associated with

Rating

Process for precise multichip integration and product thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for precise multichip integration and product thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for precise multichip integration and product thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1836333