Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Patent
1995-01-17
1997-05-13
Bowers, Jr., Charles L.
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
216 38, 216 88, 438699, 438759, H01L 21304
Patent
active
056292422
ABSTRACT:
A layer planarizing method for a semiconductor device is provided to attain excellent controllability of a polishing amount to form a uniform and flat layer on a non-uniform wafer in polishing in a wafer surface. According to the method, a first layer is deposited over at least a top portion of a stepped portion formed on a surface of a body, the stepped portion covered with the first layer is covered with a second layer having a higher polishing rate than that of the first layer, and the second layer is polished until the first layer deposited on the top portion of the stepped portion is exposed.
REFERENCES:
patent: 5084419 (1992-01-01), Sakao
patent: 5114875 (1992-05-01), Baker et al.
patent: 5162254 (1992-11-01), Usui et al.
patent: 5169491 (1992-12-01), Doan
patent: 5173439 (1992-12-01), Dash et al.
patent: 5246884 (1993-09-01), Jaso et al.
patent: 5262346 (1993-11-01), Bindal et al.
patent: 5272117 (1993-12-01), Roth et al.
patent: 5298110 (1994-03-01), Schoenborn et al.
patent: 5302538 (1994-04-01), Ishikawa et al.
patent: 5312512 (1994-05-01), Allman et al.
patent: 5328553 (1994-07-01), Poon
patent: 5346584 (1994-09-01), Nasr et al.
patent: 5356513 (1994-10-01), Burke et al.
patent: 5362669 (1994-11-01), Boyd et al.
patent: 5385866 (1995-01-01), Bartush
S. Wolf "Silicon Processing For the VLSI ERA" vol. 2, 1990, pp. 104-105.
K.D. Beyer, et al., "Glass Planarization by Stop-Layer Publishing," IBM Technical Disclosure Bulletin, New York, vol. 27, No. 8, pp. 4700-4701 (Jan. 1985).
Nagashima Naoki
Takahashi Hiroshi
Bowers Jr. Charles L.
Radomsky Leon
Sony Corporation
LandOfFree
Process for planarizing surface of a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for planarizing surface of a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for planarizing surface of a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1385023