Electrolysis: processes – compositions used therein – and methods – Electrolytic coating – Coating selected area
Patent
1990-09-24
1992-09-29
Tufariello, T. M.
Electrolysis: processes, compositions used therein, and methods
Electrolytic coating
Coating selected area
205135, C25D 502
Patent
active
051511681
ABSTRACT:
A masked, conformal electrodeposition process for copper metallization of integrated circuits. The process is considerably less complex than other metallization processes utilizing electrodeposition, and provides excellent step coverage for sub-micron contact openings. Full-step coverage has been obtained with the process for contact openings as small as 0.5 microns in diameter. The process begins with the blanket sputter or LPCVD deposition of a thin conductive barrier layer of a material such as titanium nitride, titanium-tungsten or nitrided titanium-tungsten. A photoresist reverse image of the maskwork that normally would be used to etch the metallization pattern on the circuitry is created on the wafer on top of the barrier layer. As an option, the reverse image of the desired metallization pattern may be created by etching a dielectric material layer such as silicon dioxide or silicon nitride, using a photoresist reverse image as a template. The wafer is then transferred to an electrolytic bath, preferably with a pH of 13.5, in which copper is complexed with EDTA molecules. Metallic copper is deposited on the barrier layer where it is not covered by photoresist. At current densities of less than 1 milliamp/cm.sup.2, the process will automatically fill contact/via openings to a uniform thickness which is independent of the depth of the opening. Following electrodeposition of the metallization layer to the desired thickness, the wafer is removed from the bath, and the photoresist or dielectric material reverse-pattern mask is stripped. At this point, an optional corrosion-resistant metal layer may be galvanically plated on the surface of the copper layer. Finally, portions of the barrier layer that were exposed by removal of the resist are then removed with either a wet or a dry etch.
REFERENCES:
patent: 4624749 (1986-11-01), Black et al.
patent: 4687552 (1987-08-01), Early et al.
K. Haberle et al. "Multilevel Gold Metallization" Jun. 13-14, 1988, pp. 117-124.
Cathey David A
Gilton Terry L.
Tuttle Mark E.
Fox III Angus C.
Micro)n Technology, Inc.
Tufariello T. M.
LandOfFree
Process for metallizing integrated circuits with electrolyticall does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for metallizing integrated circuits with electrolyticall, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for metallizing integrated circuits with electrolyticall will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1966387