Fishing – trapping – and vermin destroying
Patent
1987-05-08
1988-11-15
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437162, 437 33, 437 31, 437193, 437233, 148DIG9, 148DIG124, 148DIG151, 156643, 357 43, 357 59, H01L 2170, H01L 2700
Patent
active
047849711
ABSTRACT:
A process for creating bipolar and CMOS transistors on a p-type silicon substrate is disclosed. The silicon substrate has a typical n+ buried wells and field oxide regions to isolate the individual transistor devices. In accordance with the process, stacks of material are created over the gate elements of the CMOS devices and over the emitter elements of the bipolar transistors. The stacks of material over the gate elements have a silicon dioxide gate layer in contact with the epitaxial layer of the substrate, and the stacks of material over the emitter elements have a polycrystalline silicon layer in contact with the epitaxial layer. Walls of silicon dioxide are created around the stacks in order to insulate the material within the stacks from the material deposited outside of the walls. Polycrystalline silicon in contact with the epitaxial layer is deposited outside the walls surrounding the stacks. All polycrystalline silicon layers in contact with the epitaxial layer are implanted with appropriate dopants such that these layers serve as reservoirs of dopant in order to simultaneously create the source and drain elements of the CMOS devices and the emitter elements of the bipolar device during a heating step in the process. A tungsten layer is deposited over the polycrystalline layer in order to provide a conductive coupling to aluminum electrodes.
REFERENCES:
patent: 4157269 (1979-06-01), Ning et al.
patent: 4210993 (1980-07-01), Sunami
patent: 4329706 (1982-05-01), Crowder et al.
patent: 4419810 (1983-12-01), Riseman
patent: 4455738 (1984-06-01), Houston et al.
patent: 4484388 (1984-11-01), Iwasaki
patent: 4528744 (1985-07-01), Shibata
patent: 4536944 (1985-08-01), Bracco et al.
patent: 4536945 (1985-08-01), Gray et al.
patent: 4577392 (1986-03-01), Peterson
patent: 4584055 (1986-04-01), Kayanuma et al.
patent: 4599789 (1986-07-01), Gasner
patent: 4604790 (1876-08-01), Bonn
Ghandhi, VLSI Fabrication Principles, John Wiley and Sons, 1983.
Chin Gen M.
Chiu Tzu-Yin
Hanson Ronald. C.
Lau Maureen Y.
Lee Kwing F.
American Telephone and Telegraph Company AT&T Bell Laboratories
Hearn Brian E.
Ranieri Gregory C.
Wilczewski M.
LandOfFree
Process for manufacturing semiconductor BICMOS device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacturing semiconductor BICMOS device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing semiconductor BICMOS device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1103558