Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including high voltage or high power devices isolated from...
Reexamination Certificate
2000-11-14
2002-12-31
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including high voltage or high power devices isolated from...
C257S501000, C257S506000, C257S550000, C257S315000, C257S318000
Reexamination Certificate
active
06501147
ABSTRACT:
TECHNICAL FIELD
The present invention pertains to a process for manufacturing electronic devices comprising high voltage MOS transistors, and an electronic device thus obtained.
BACKGROUND OF THE INVENTION
Many electronic devices currently present on the market use both NMOS and PMOS high voltage transistors (hereinafter referred to as HV transistors) of the dualgate type (i.e., having the gate region doped with doping ionic species of the same type used for the source and drain regions) and of the drain-extension type. In these manufacturing processes, in order to achieve lengths of the channels of the HV transistors of less than 0.5 &mgr;m it is necessary to appropriately increase the doping of the substrate so as to prevent undesired effects, such as punchthrough, i.e., the undesired electrical connection between two regions having different potentials. For this reason, the region designed to house these transistors is enriched with doping ions that may confer on the region the same conductivity type as the substrate, forming a well (or tub) that has a doping level greater than the substrate.
In many devices it is, however, also indispensable to have HV transistors with a low multiplication coefficient (i.e., with a low ratio between the current flowing in the drain region and the current flowing in the substrate) and with a low body effect (i.e., a reduced increase in the threshold voltage of the transistor when the substrate biasing voltage increases), which features require a low doping of the substrate.
A commonly adopted solution to this problem is that of suitably shaping the masks so as to form so-called “NO-TUB” HV transistors formed directly in the substrate, instead of in the well or tub.
Since these transistors have a low multiplication coefficient but also a low threshold voltage, they can be used only with appropriate circuit designs to prevent unacceptable parasitic currents. On the other hand, such designs lead to an undesired complication of the circuitry associated to the HV transistors.
SUMMARY OF THE INVENTION
The disclosed embodiment of the present invention provides a new process for manufacturing electronic devices comprising HV transistors with a low multiplication coefficient, a low body effect, and a high threshold.
According to the embodiment of the present invention, a process for manufacturing electronic devices comprising HV transistors includes providing a substrate of semiconductor material with a first area having a first conductivity type and a first doping level; forming a first gate region of semiconductor material of the first transistor on the first area of the substrate; and forming in the first area of the substrate, first source and drain regions of a second conductivity type, at the sides of the gate regions, and doping the first gate region with doping species determining the first conductivity type.
In accordance with another aspect of the present invention, the foregoing process includes the step of forming a second high voltage MOS transistor in a second area of the substrate and the step of forming the second high voltage transistor includes: Forming, in the second area of the substrate, a first tub having the first conductivity type and a doping level higher than the first area of the substrate; forming a second gate region having the second conductivity type over the first tub; and forming in the first tub source and drain regions of the second conductivity laterally to the second gate region.
In accordance with yet another aspect of the present invention, the forming of the first source and drain regions and forming of the second source and drain regions is performed simultaneously.
REFERENCES:
patent: 5024960 (1991-06-01), Haken
patent: 5047358 (1991-09-01), Kosiak et al.
patent: 5158463 (1992-10-01), Kim et al.
patent: 5472887 (1995-12-01), Hutter et al.
patent: 5607868 (1997-03-01), Chida et al.
patent: 2 016 801 (1979-09-01), None
patent: 2016801 (1979-09-01), None
patent: 58087858 (1983-05-01), None
patent: 03177065 (1991-08-01), None
patent: 03177065 (1991-08-01), None
patent: 06151783 (1994-05-01), None
patent: 07273212 (1995-10-01), None
patent: 10189762 (1998-07-01), None
Patelmo Matteo
Vajana Bruno
Flynn Nathan J.
Forde Remmon R.
Jorgenson Lisa K.
SEED IP Law Group PLLC
STMicroelectronics S.r.l.
LandOfFree
Process for manufacturing electronic devices comprising high... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacturing electronic devices comprising high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing electronic devices comprising high... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2987398