Process for manufacturing a silicon chip with an integrated magn

Details Process for manufacturing a silicon chip with an integrated magn Process for manufacturing a silicon chip with an integrated magn

1994-12-23

1996-09-24

Fourson, George

Fishing, trapping, and vermin destroying

437183, 437208, 437218, 437226, 437225, 437915, 437974, 2960312, 2960308, H01L 2128, H01L 21301, H01L 21304, H01L 2148

Patent

active

055590519

ABSTRACT:
A process of making an MR head having its MR stripe protected from electro-static discharge (ESD) on a slider, such as titanium carbide. The MR stripe is protected by a plurality of silicon integrated circuit devices which conduct ESD-induced current from the MR stripe to larger components in the MR head such as the first and second shield layers and the coil layer. In a preferred embodiment the integrated circuit devices and interconnects are constructed in a single crystal silicon chip. The silicon chip is fixedly mounted to a trailing edge of the slider and the MR head is mounted on a trailing edge of the silicon chip adjacent the integrated circuit devices. The invention includes a method of mass producing sliders by combining thin film technology for making MR heads with integrated circuit technology for making integrated circuit devices. These technologies are combined at the row level to ultimate completion of individual sliders. A silicon wafer, including the integrated circuit devices, is sliced into a plurality of silicon bars, each bar including a row of circuit devices. A plurality of rows and columns of MR heads are constructed on a ceramic wafer. The ceramic wafer is then also sliced into bars, each bar including a row of MR heads. Each silicon bar is then bonded to a ceramic bar, forming composite bars of MR heads electrically connected to the circuit devices. Each composite bar is then further processed and diced into individual sliders, each slider carrying an MR head which is ESD protected.

REFERENCES:
patent: 3305790 (1967-02-01), Parsons et al.
patent: 3667000 (1972-05-01), Bergmans
patent: 3800193 (1974-03-01), Ashar et al.
patent: 4246695 (1981-01-01), Tsui
patent: 4275428 (1981-06-01), Lehureau
patent: 4317149 (1982-02-01), Elser et al.
patent: 4489484 (1984-12-01), Lee
patent: 4800454 (1989-01-01), Schwarz et al.
patent: 4809103 (1989-02-01), Lazzari
patent: 4901177 (1990-02-01), Lazzari
patent: 4939837 (1990-07-01), Krounbi
patent: 5065094 (1991-11-01), Mowry
patent: 5195233 (1993-03-01), Kitamura et al.
patent: 5463805 (1995-11-01), Mowry et al.
patent: 5490028 (1996-02-01), Ang et al.
Hitchner, J., Magnetic Head Assembly and Electronic Circiutry, Dec. 1982, vol. 25 No. 7A.

Affiliated with

Also associated with

Rating

Process for manufacturing a silicon chip with an integrated magn does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for manufacturing a silicon chip with an integrated magn, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacturing a silicon chip with an integrated magn will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1928236