Semiconductor device manufacturing: process – Making regenerative-type switching device – Having field effect structure
Patent
1997-10-08
1999-03-09
Bowers, Charles
Semiconductor device manufacturing: process
Making regenerative-type switching device
Having field effect structure
H01L 21332
Patent
active
058799680
ABSTRACT:
An MOS-gated power semiconductor device is formed by a process that uses a reduced number of masking steps and minimizes the number of critical alignments. A first photolithographic masking step defines the body or channel region and the source region of each of the cells. A second photolithographic step is aligned to a small central area above the source region of each of the cells or strips, the only critical alignment in the process, and is used to define openings in a protective oxide layer which, in turn, masks the etching of depressions in the substrate surface and the formation of a contact region. An isotropic etch undercuts the protective oxide to expose shoulders at the silicon surface of the chip which surround the etched holes. A conductive layer fills the holes and thus contacts the underlying body regions and overlaps the shoulders surrounding the source regions at the silicon surface. The conductive layer is sintered at a temperature that is sufficiently high to achieve low contact resistance between the metal and body regions but is low enough to be tolerated by the conductive layer.
REFERENCES:
patent: 4879254 (1989-11-01), Tsuzuki et al.
patent: 4898835 (1990-02-01), Cawlfield
patent: 4987098 (1991-01-01), Nishiura et al.
patent: 5023191 (1991-06-01), Sakurai
patent: 5072266 (1991-12-01), Bulucea et al.
patent: 5164327 (1992-11-01), Maruyama
patent: 5298442 (1994-03-01), Bulucea et al.
patent: 5453390 (1995-09-01), Nishizawa et al.
patent: 5486715 (1996-01-01), Zommer
A High Density Self-Aligned 4-Mask Planar VDMOS Process, D. Kinzer, J.S. Ajit, K. Wagner, D. Asselanis, Proceedings Of The 8th International Symposium On Power Semiconductor Devices and IC's )ISPSD), Maui, Hawaii, May 20-23, 1996, pp. 243-246, XP000598423, Salama C A T; Williams R K (Eds) p. 244, Colonne De Gauche; Figure 1.
Bowers Charles
International Rectifier Corporation
Thompson Craig
LandOfFree
Process for manufacture of a P-channel MOS gated device with bas does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for manufacture of a P-channel MOS gated device with bas, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for manufacture of a P-channel MOS gated device with bas will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1320123