Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1983-02-01
1984-10-16
Ozaki, G.
Metal working
Method of mechanical manufacture
Assembling or joining
29578, 148187, 156641, 156644, 427 85, H01L 21324
Patent
active
044766211
ABSTRACT:
A method of fabricating CMOS integrated circuits including the ordered steps of: depositing a layer of phosphorus doped silicon oxide; heating the oxide layer at a temperature and duration sufficient to reflow and densify it; forming contact apertures in the oxide layer for exposing source and drain regions of transistors; and cleaning the wafer in an etchant solution for rounding off sharp edges on the oxide layer prior to contact metallization. In a preferred embodiment, all steps between forming contact apertures and through metallization are formed at a temperature that is lower than the temperature that will cause flow of the oxide layer.
REFERENCES:
patent: 3825442 (1974-07-01), Moore
patent: 4028150 (1977-06-01), Collins et al.
patent: 4224089 (1980-09-01), Nishimoto et al.
patent: 4271582 (1981-06-01), Shirai et al.
patent: 4273805 (1981-06-01), Dawson et al.
patent: 4277291 (1981-07-01), Cerofolini et al.
patent: 4295266 (1981-10-01), Hsu
patent: 4314857 (1982-02-01), Aitken
patent: 4348802 (1982-09-01), Shirato
patent: 4349584 (1982-09-01), Flatley et al.
patent: 4371403 (1983-02-01), Ikubo et al.
Bopp Kenneth C.
Gooden Judith L.
Kulkarni Narayan M.
Cannon Russell A.
GTE Communications Products Corporation
Ozaki G.
LandOfFree
Process for making transistors with doped oxide densification does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for making transistors with doped oxide densification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for making transistors with doped oxide densification will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1941312