Static information storage and retrieval – Floating gate – Particular biasing
Patent
1996-05-14
1997-08-05
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
36518517, 365203, 36518533, G11C 1134
Patent
active
056549172
ABSTRACT:
A process for fabricating a high density memory array. N-type impurities are implanted in a p-type substrate to form continuous rails of diffusion that have a substantially flat contour. Each rail of diffusion defines a corresponding bit line. Each rail defines the source and drain region of each pair of adjacent memory array cells associated with the bit line. In one embodiment, multiple layers of polysilicon are utilized to form a control gate, a floating gate, a source and a drain. In another embodiment, multiple layers of polysilicon are utilized to form an auxiliary gate, a floating gate, a source and a drain. In both embodiments, the polysilicon layers self-aligned to substantially reduce polysilicon layer-overlap so as to minimize parasitic capacitances. Domino and Skippy Domino schemes are used to program and read the memory array cells. Programming may be implemented with channel hot-electron tunneling using relatively low programming voltages thereby realizing faster programming time and closer bit-line spacing.
REFERENCES:
patent: 4997781 (1991-03-01), Tigelaar
patent: 5081056 (1992-01-01), Mazzali et al.
patent: 5087584 (1992-02-01), Wada et al.
patent: 5143860 (1992-09-01), Mitchell et al.
patent: 5173436 (1992-12-01), Gill et al.
patent: 5263003 (1993-11-01), Cowles et al.
patent: 5267209 (1993-11-01), Yoshida
patent: 5274588 (1993-12-01), Manzur et al.
patent: 5276650 (1994-01-01), Kubota
patent: 5280446 (1994-01-01), Ma et al.
patent: 5282160 (1994-01-01), Yamagata
patent: 5294819 (1994-03-01), Simko
patent: 5313419 (1994-05-01), Chang
patent: 5369049 (1994-11-01), Acocella et al.
patent: 5409854 (1995-04-01), Bergemont
patent: 5515320 (1996-05-01), Miwa
patent: 5519660 (1996-05-01), Iwahashi
Serial 9Mb Flash EEPROM for Solid State Disk Applications, Mehroua et al., 1992.
An Asymmetrical Offset Source/Drain Structure for Virtual Ground Array Flash Memory with DINOR Operation, Ohi et al., 1993.
Ogura Seiki
Rovedo Nivo
Wong Robert C.
Hoang Huan
International Business Machines - Corporation
Murray Susan M.
Nelms David C.
Nuzzo Raymond A.
LandOfFree
Process for making and programming a flash memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for making and programming a flash memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for making and programming a flash memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1079679