Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2011-01-25
2011-01-25
Arbes, C. J (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S840000, C029S846000, C029S852000, C427S097100, C427S097200
Reexamination Certificate
active
07874065
ABSTRACT:
A process for making a multi-layered circuit board having electrical current traces includes providing a substrate having a 1stlayer of conductive material to form a ground plane, plurality of metallic 1sttraces on a 2ndside of the substrate having widths of approximately 25 microns or less, developing 1stribs of photoresist forming 1stwalls rising above upper surface of an adjacent seed layer trace, depositing 1stconductive signal traces having a thickness exceeding 25 microns into channels and over seed layer traces and stripping the ribs to leave 1stconductive traces having a height-to-transverse ratio exceeding 1.
REFERENCES:
patent: 4915983 (1990-04-01), Lake et al.
patent: 5129142 (1992-07-01), Bindra et al.
patent: 5232548 (1993-08-01), Ehrenberg et al.
patent: 5876842 (1999-03-01), Duffy et al.
patent: 6388204 (2002-05-01), Lauffer et al.
patent: 6617526 (2003-09-01), Miller
patent: 6720502 (2004-04-01), Alcoe et al.
patent: 7592703 (2009-09-01), Kripesh et al.
patent: 7605075 (2009-10-01), Okabe et al.
Hamrick Claude A. S.
Nguyen Vinh T.
Arbes C. J
Hamrick Claude A. S.
IPxLaw Group LLP
LandOfFree
Process for making a multilayer circuit board does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for making a multilayer circuit board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for making a multilayer circuit board will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2658174