Fishing – trapping – and vermin destroying
Patent
1988-01-25
1989-08-29
Hearn, Brian E.
Fishing, trapping, and vermin destroying
148DIG82, 148DIG102, 437 27, 437150, 437924, 437984, 357 235, 357 91, 357 239, H01L 2710, H01L 2978
Patent
active
048617300
ABSTRACT:
A process is disclosed for producing a high density split gate nonvolatile memory cell which includes a floating gate and a control gate that is formed above the floating gate. The drain region is self-aligned to the floating gate and the source region is self-aligned to the control gate. Fully self-aligned implantation is made possible by the process and structure using self-aligned etch. Programming of the memory cell uses standard EPROM programming, and erasing is accomplished by Fowler-Nordheim tunneling or photoemission. The memory cell can be made with a reduced cell size and read current uniformity is obtained.
REFERENCES:
patent: 4122544 (1978-10-01), McElroy
patent: 4193080 (1980-03-01), Koike et al.
patent: 4258378 (1981-03-01), Wall
patent: 4302766 (1981-11-01), Guterman et al.
patent: 4355375 (1982-10-01), Arakawa
patent: 4368524 (1983-01-01), Nakamura et al.
patent: 4376947 (1983-03-01), Chiu et al.
patent: 4385308 (1983-05-01), Uchida
patent: 4462090 (1984-07-01), Iizuka
patent: 4620361 (1986-11-01), Matsukawa et al.
patent: 4639893 (1987-01-01), Eitan
patent: 4665418 (1987-05-01), Mizutani
patent: 4698787 (1987-10-01), Mukherjee et al.
Gheorghe Samachisa et al., "A 128 Flash EEPROM Using Double-Polysilicon Technology", from IEEE Journal of Solid State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 676-683.
Abstract of above-identified Samachisa et al. article from 1987 IEEE Solid-State Circuits Conference Digest of Technical Papers, Feb. 25, 1987, pp. 76 and 77.
Hsia Steve K.
Mahal Pritpal S.
Shih Wei-Ren
Catalyst Semiconductor, Inc.
Hearn Brian E.
Pawlikowski Beverly A.
LandOfFree
Process for making a high density split gate nonvolatile memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for making a high density split gate nonvolatile memory , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for making a high density split gate nonvolatile memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2238055