Semiconductor device manufacturing: process – Including control responsive to sensed condition – Optical characteristic sensed
Reexamination Certificate
2007-04-10
2007-04-10
Smoot, Stephen W. (Department: 2813)
Semiconductor device manufacturing: process
Including control responsive to sensed condition
Optical characteristic sensed
C438S016000
Reexamination Certificate
active
11245291
ABSTRACT:
A process which addresses the problem of transient defects comprises first processing one or more test chips on a substrate to reveal one or more potential transient defects during subsequent processing of all of the chips on the substrate; identifying the exact locations of such potential transient defects on one or more chips of a silicon substrate; forming a file containing the coordinates of each potential transient defect on the chip; converting the file into a CAD image layer capable of displaying such potential transient defects; and displaying such potential transient defects superimposed over a CAD image of the actual circuit to permit visual inspection of the compound CAD image and to permit optional action to be taken in view of such potential transient defects. In another embodiment of the invention, the file containing the locations of the potential transient defects is transmitted to a metrology apparatus such as a critical dimension (CD) scanning electron microscope (SEM) which monitors the potential transient defect addresses during processing of the chip. The two embodiments of the invention may be practiced in the alternative or in combination with one another.
REFERENCES:
patent: 5943551 (1999-08-01), Schemmel et al.
patent: 6977183 (2005-12-01), DiBiase
patent: 2002/0114506 (2002-08-01), Hiroi et al.
patent: 2003-068815 (2003-07-01), None
Almog et al., “Size Matters: Defect Detectability in Reticle and Wafer Inspection Including Advanced Aerial Image Simulation for Defect Printability”, Proc. of SPIE, vol. 3546, pp. 139-144, 1998.
“High-Resolution Imaging System 2351”, KLA-Tencor Product Brochure, © 2002, pp. 1-2.
Ito, “Automated System for LSI Fine Pattern Inspection Based on Comparison on SIM Images and CAD Data”, IEEE, pp. 544-549, 1995.
“Klarity Defect: Automated Analysis and Defect Data Management System”, KLA-Tencor Product Brochure, © 2002, pp. 1-4.
Kuji, N., et al., “FINDER: A CAD System-Based Electron Beam Tester for Fault Diagnosis of VLSI Circuits,” IEEE Transactions on Computer-Aided Design, vol. CAD-5, No. 2, Apr. 1986, pp. 313-319.
KLA-Tencor Technologies Corporation
Smoot Stephen W.
Taylor John P.
LandOfFree
Process for locating, displaying, analyzing, and optionally... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for locating, displaying, analyzing, and optionally..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for locating, displaying, analyzing, and optionally... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3797861