Process for improving gallium arsenide field effect transistor p

Details Process for improving gallium arsenide field effect transistor p Process for improving gallium arsenide field effect transistor p

1994-06-06

1995-05-02

Quach, T. N.

Fishing, trapping, and vermin destroying

437133, 437177, 437203, H01L 21338

Patent

active

054119022

ABSTRACT:
The incorporation of an aluminum arsenide (AlAs) buffer layer in a gallium arsenide (GaAs) field effect transistor (FET) structure is found to improve the overall device performance, particularly in the high temperature operating regime. Similar characteristics may be obtained from devices fabricated with an Al.sub.x Ga.sub.1-x As (0.2.ltoreq.x.ltoreq.1) barrier layer. At temperatures greater than 250.degree. C., the semi-insulating gallium arsenide substrate begins to conduct significant amounts of current. The highly resistive AlAs buffer layer limits this increased conduction, thus permitting device operation at temperatures where parasitic leakage currents would impede or prevent device operation. Devices fabricated with AlAs buffer layers exhibited lower drain parasitic leakage currents and showed improved output conductance characteristics at 350.degree. C. ambient temperature. The buffer layer will also improve the backgating problems which are detrimental to the operation of monolithic GaAs digital circuits having closely spaced devices under different bias conditions. An additional benefit of the high temperature capabilities of these devices is an improved reliability at conventional operating temperatures. Devices fabricated with this technology have shown an order of magnitude improvement in switching characteristics.

REFERENCES:
patent: 4717685 (1988-01-01), Nakajima
patent: 4908325 (1990-03-01), Berenz
patent: 4916498 (1990-04-01), Berenz
patent: 4918493 (1990-04-01), Geissberger et al.
patent: 4952527 (1990-08-01), Calawa et al.
patent: 4962050 (1990-10-01), Geissberger et al.
patent: 4994868 (1991-02-01), Geissberger et al.
patent: 5026655 (1991-06-01), Ohata
patent: 5049951 (1991-09-01), Goronkin et al.
patent: 5084743 (1992-01-01), Mishra et al.
patent: 5172197 (1992-12-01), Nguyen et al.
patent: 5206528 (1993-04-01), Nashimoto
patent: 5254492 (1993-10-01), Tserng et al.
patent: 5281543 (1994-01-01), Fukuzawa et al.
patent: 5300795 (1994-04-01), Saunier et al.
S. Swirhun, S. Hanka, J. Nohava, D. Grider, and P. Bauhahn, "Refractory self-aligned-gate, GaAs FET based circuit technology for high ambient temperatures", Proceedings of First International High Temperature Electronics Conference, pp. 295-300, 1991.
K. Fricke, H. L. Hartnagel, R. Schultz, G. Schweeger, and J. Wurfl, "A new GaAs technology for stable FET's at 300.degree.C", IEEE Electron Dev. Lett., vol. 10, No. 12, pp. 577-579, 1989.

Affiliated with

Also associated with

Rating

Process for improving gallium arsenide field effect transistor p does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for improving gallium arsenide field effect transistor p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for improving gallium arsenide field effect transistor p will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1136602