Process for identifying defective interconnection net end points

Details Process for identifying defective interconnection net end points Process for identifying defective interconnection net end points

1997-01-28

1997-11-25

Nguyen, Hoa T.

Excavating

371 251, 39518301, G01R 3128

Patent

active

056919913

ABSTRACT:
A process for diagnosing test result data produced during boundary scan testing of a circuit device having a plurality of boundary scan latches at endpoints interconnected in a plurality of nets. The process identifies the particular endpoint that is defective out of all the endpoints in a defective net so that a repair can be efficiently directed to the identified endpoint. The process looks for recognizable patterns of failures in failure data resulting from each test pattern in a boundary scan test, particularly the symptom pattern of a failed endpoint that fails to drive all other endpoints on the net when acting as a driver and fails to receive data from all other endpoints when acting as a receiver.

REFERENCES:
patent: 4766595 (1988-08-01), Gollomp
patent: 4841456 (1989-06-01), Hogan, Jr. et al.
patent: 4847795 (1989-07-01), Baker et al.
patent: 5001714 (1991-03-01), Stark et al.
patent: 5027353 (1991-06-01), Jarwala et al.
patent: 5043987 (1991-08-01), Stark et al.
patent: 5046034 (1991-09-01), Stark et al.
patent: 5103450 (1992-04-01), Whetsel
patent: 5130936 (1992-07-01), Sheppard et al.
patent: 5260947 (1993-11-01), Posse
patent: 5291495 (1994-03-01), Udell
patent: 5303246 (1994-04-01), Anderson et al.
patent: 5444715 (1995-08-01), Gruetzner et al.
patent: 5493504 (1996-02-01), Minato
IBM Technical Disclosure Bulletin, AC Interconnect Test With Series Boundary Scan by P.K. Graham; vol. 34 No. 6, Nov. 1991, pp. 325-330.
IBM Technical Disclosure Bulletin, Method and Design for Applying Stuck Faults in an LSSD Boundary Scan Environment by S.M. Douskey; vol. 34 No. 10B, Mar. 1992, pp. 444-446.
IBM Technical Disclosure Bulletin, Method to Verify Chip-To-Chip Interconnect Within a Hardware System by L.B. Arimilli, J.I. Barreh & R.T. Golla; vol. 36 No. 06A, Jun. 1993, p. 437.
IBM Technical Disclosure Bulletin, Open-Short Circuit Self Test by A.L. Chin & L.D. Nguyen; vol. 36 No. 06B, Jun. 1993, pp. 145-146.
IBM Technical Disclosure Bulletin, Boundary Walking Sequences for Circuit Board Interconnect Test by J.C. Chan, W.T. Chen & S. Pan; vol. 36 No. 11, Nov. 1993, pp. 19-22.
IBM Technical Disclosure Bulletin, New Algorithm for Identification of Interconnect Wiring Defects by J.C. Chan, W.T. Chen & S. Pan; vol. 36 No. 11, Nov. 1993, pp. 621-622.

Affiliated with

Also associated with

Rating

Process for identifying defective interconnection net end points does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for identifying defective interconnection net end points, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for identifying defective interconnection net end points will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2113321