Process for forming self-aligned, metal-semiconductor contacts i

Details Process for forming self-aligned, metal-semiconductor contacts i Process for forming self-aligned, metal-semiconductor contacts i

1989-10-20

1990-10-30

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437228, 437235, H01L 2170

Patent

active

049668676

ABSTRACT:
A process for forming self-aligned metal-semiconductor contacts in integrated MISFET devices determining during a phase of the fabrication the presence on the surface of a wafer of parallel gate lines of polycrystalline silicon provided with lateral "spacers", is founded on the formation of a dielectric oxide layer of a differentiated thickness, having a reduced thickness on the bottom of the valley between two adjacent gate lines wherein the contacts must be formed. The method comprises conformably depositing a first layer of dielectric silicon oxide, a second layer of precursor polycrystalline silicon and a third layer of nitride, followed by depositing a layer of planarization SOG. By blanket etching the SOG layer and the nitride layer, the crests of the precursor polycrystalline silicon layer are exposed. A residual layer of nitride is left inside the valley between adjacent gate lines. The precursor layer of polycrystalline silicon is thermally converted in the areas unmasked by the residual nitride into a dielectric silicon oxide and the removal from the bottom of valleys of the residual nitride and of the residual precursor polycrystalline silicon leaves the front of the wafer covered by a dielectric layer having the desired differentiated thickness, i.e. thinn (corresponding to the thickness of the first conformably deposited oxide layer) on the bottom of valleys between gate lines. By means of a noncritical mask the "length" of the self-aligned contacts is defined and the layer of dielectric is etched until exposing the semiconductor in contact areas along the bottom of the valleys between two adjacent parallel gate lines.

REFERENCES:
patent: 4057895 (1977-11-01), Ghezzo
patent: 4319954 (1982-03-01), White et al.
patent: 4508815 (1985-04-01), Ackmann et al.
patent: 4518629 (1985-05-01), Jeach
patent: 4523372 (1985-06-01), Balda et al.
patent: 4536949 (1985-08-01), Takayama et al.
patent: 4545852 (1985-10-01), Barton

Affiliated with

Also associated with

Rating

Process for forming self-aligned, metal-semiconductor contacts i does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for forming self-aligned, metal-semiconductor contacts i, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming self-aligned, metal-semiconductor contacts i will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-275175