Metal working – Method of mechanical manufacture – Electrical device making
Reexamination Certificate
2000-04-28
2003-07-22
Arbes, Carl J. (Department: 3729)
Metal working
Method of mechanical manufacture
Electrical device making
C029S830000, C029S832000, C029S843000, C029S839000, C174S262000, C174S255000, C361S760000, C361S777000, C430S314000, C430S312000
Reexamination Certificate
active
06594891
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a structure for attaching devices to multi-layer electronic structures, such as circuit boards and cards. The invention also relates to methods for forming multi-layer electronic structures and to attaching electronic devices, such as integrated semi-conductor chips to multi-layer electronic structures.
BACKGROUND OF THE INVENTION
Multi-layer electronic structures such as circuit boards, circuit cards, chip carriers and other such devices typically are formed from a plurality of electrically conducting and electrically insulating planes. The electrically conducting planes function as ground, signal, and/or power planes and conduct electrical current from an attached electrical device to what ever the multi-layer structure is electrically connected to.
Usually, multi-layer electronic structures include a plurality of mounting sites on one or both surfaces to which a semiconductor chip or other electronic device is attached. Typically, the sites are made of an electrically conducting material and function as ground, power, and/or signal sites. Usually, the pattern of attachment sites on the structure, matches a pattern of power, ground, or signals sites on the attached device. The power, ground and/or signal connecting sites between the multi-layer structure and the chip or other attached device preferably are connected to the plurality of plated through holes formed through the multi-layer structure.
In forming the multi-layer circuit board or card, a plurality of printed circuit cores may first be formed and then joined to form the multi-layer structure. In such a procedure, each core typically is constructed from at least one plane of at least one electrically conducting material surrounded on both sides by a plane of at least one electrically insulating material. A plurality of through holes may then be formed in the electrically insulating and electrically conducting planes. Next, an electrically conducting material may be plated on the surface of the through holes.
In another embodiment, the cores are formed as described above. A plurality of holes are formed through the outer electrically insulating planes but not through the electrically conducting plane. These holes are then filled with an electrically conducting material. Such filled holes are commonly known as mounting or joining studs.
When using either of these methods to form the cores, a plurality of the cores are then stacked on top of each other and aligned so that the plated through holes or joining studs on adjacent cores are aligned. The stack of cores is then subjected to elevated temperatures and pressures so as to cause the electrically insulating material and the electrically conducting material on facing surfaces of adjacent cores or adjoining studs on adjacent cores to be joined together.
The composite multi-layer panel may also be processed by forming contacts for electrically connecting a chip or other device to the panel. Such contact sites may be formed by drilling a plurality of holes in the top surface of the panel and then depositing an electrically conductive material in the holes, similarly to the method described above used for providing mounting between cores of the composite. The filled holes may be electrically connected to the electrically conducting planes of the composite. The ground, signal, and power sites on a chip or other device are then aligned with the sites on the panel and then bonded thereto.
However, as device dimensions have decreased, and the number of mounting sites on chips and circuit boards has increased, the spacing between mounting sites has decreased. This makes it more difficult to join the chips and other devices to multi-layer composites and still provide a solder dam or other means for preventing solder from flowing away from the mounting sites.
SUMMARY OF THE INVENTION
The inventors of the present invention recognized the above-discussed problems, among others, and developed the present invention to over come these problems and other short comings of the prior art.
An object of the present invention is to provide a cap structure for attaching to a multi-layer composite electronic structure for providing an improved surface for mounting electronic devices.
An advantage of the present invention is to improve the multi-layer surface for attaching electronic devices to a multi-layer electronic composite enabling greater interconnect density.
In accordance with preferred aspects, the present invention provides a process of forming a multi-layer electronic composite structure. The process includes the step of providing at least one core including at least one plane of at least one electrically conducting material with a plane of at least one electrically insulating material on both sides of the at least one plane of at least one electrically conducting material. The at least one core also includes a plurality of plated through holes formed therethrough. Also according to the process, a pad is provided over at least one of the plated through holes. The pad provides a flat surface for attaching an electronic device and also prevents solder from entering the at least one plated through hole.
According to other preferred aspects, the present invention provides a cap for attaching a chip or other device to a surface of a multi-layer electronic structure. The multi-layer electronic structure includes a plurality of plated through holes formed through it. The cap includes a pad attached over at least one of the plated through holes of the multi-layer electronic structure. The pad includes a flat upper surface for attaching the chip or other device to the multi-layer structure and for sealing the plated through hole to prevent solder from entering the through hole.
According to further preferred aspects, the present invention provides a multi-layer electronic structure including at least one core including at least one plane of at least one electrically conducting material having a plane of at least one electrically insulating material on both sides of the at least one plane of at least one electrically conducting material. The at least one core includes a plurality of plated through holes formed therethrough. The multi-layer electronic structure also includes a pad attached over at least one of the plated through holes.
REFERENCES:
patent: 3509270 (1970-04-01), Dube et al.
patent: 3932932 (1976-01-01), Goodman
patent: 4268585 (1981-05-01), Daur et al.
patent: 4338149 (1982-07-01), Quaschner
patent: 4628409 (1986-12-01), Thompson et al.
patent: 4692843 (1987-09-01), Matsumoto
patent: 4715116 (1987-12-01), Thorpe et al.
patent: 4715117 (1987-12-01), Enomoto
patent: 4755911 (1988-07-01), Suzuki
patent: 4788766 (1988-12-01), Burger et al.
patent: 4788767 (1988-12-01), Desai et al.
patent: 4864722 (1989-09-01), Lazzarini et al.
patent: 5046238 (1991-09-01), Daigle et al.
patent: 5065285 (1991-11-01), Nagai et al.
patent: 5092035 (1992-03-01), McMichen et al.
patent: 5120678 (1992-06-01), Moore et al.
patent: 5200580 (1993-04-01), Sienski
patent: 5243142 (1993-09-01), Ishikawa et al.
patent: 5257452 (1993-11-01), Imai et al.
patent: 5352926 (1994-10-01), Andrews
patent: 5356755 (1994-10-01), Matsuda et al.
patent: 5384952 (1995-01-01), Matsui
patent: 5485038 (1996-01-01), Licari et al.
patent: 5571593 (1996-11-01), Arldt et al.
patent: 5734560 (1998-03-01), Kamperman et al.
patent: 5773195 (1998-06-01), Kamperman et al.
patent: 5784780 (1998-07-01), Loo
patent: 5960538 (1999-10-01), Kawakita et al.
patent: 5981880 (1999-11-01), Appelt et al.
patent: 6066808 (2000-05-01), Kresge et al.
patent: 6237218 (2001-05-01), Ogawa et al.
Gall Thomas Patrick
Kamperman James Steven
Stone David Brian
Arbes Carl J.
Connolly Bove & Lodge & Hutz LLP
Fraley, Esq. Lawrence
International Business Machines
Trinh Minh
LandOfFree
Process for forming multi-layer electronic structures does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for forming multi-layer electronic structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming multi-layer electronic structures will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3081836