Process for forming field isolation and a structure over a semic

Details Process for forming field isolation and a structure over a semic Process for forming field isolation and a structure over a semic

1994-02-22

1996-12-03

Dang, Trung

Fishing, trapping, and vermin destroying

437 70, 437 72, 437 73, H01L 2176

Patent

active

055808158

ABSTRACT:
An annealed amorphous silicon layer is formed prior to forming field isolation regions when using in a LOCOS field isolation process. The annealed amorphous silicon layer helps to reduce encroachment compared to conventional LOCOS field isolation process and helps to reduce the likelihood of forming pits within a substrate compared to a PBL field isolation process. The annealed amorphous silicon layer may be used in forming field isolation regions that defines the active regions between transistors including MOSFETs and bipolar transistors. Doped silicon or a silicon-rich silicon nitride layer may be used in place of conventional materials. The anneal of the amorphous silicon layer may be performed after forming a silicon nitride layer if the silicon nitride layer is deposited at a temperature no higher than 600 degrees Celsius.

REFERENCES:
patent: 4098618 (1978-07-01), Crowder et al.
patent: 4292091 (1981-09-01), Togei
patent: 4407696 (1983-10-01), Han et al.
patent: 4459325 (1984-07-01), Nozawa et al.
patent: 4460417 (1984-07-01), Murase et al.
patent: 4552595 (1985-11-01), Hoga
patent: 4616402 (1986-10-01), Mori
patent: 4897364 (1990-01-01), Nguyen et al.
patent: 4900396 (1990-02-01), Hayashi et al.
patent: 4927780 (1990-05-01), Roth et al.
patent: 5102814 (1992-04-01), Woo
patent: 5159428 (1992-10-01), Rao et al.
patent: 5215930 (1993-06-01), Lee et al.
patent: 5378659 (1995-01-01), Roman et al.
Wolf; "Silicon Processing for the VLSI Era" vol. 1; Process Technology, Lattice Press, 1986; pp. 177-182; pp. 191-194.
Kern et al; "Thin Film Process"; Academic Press, Inc. 1978; pp. 298-299.
Czech, et al.; "Reduction of Linewidth Variation for the Gate Conductor Level by Lithography Based on a New Antireflective Layer;" Microelectronic Engineering; pp. 51-56 (1993).
Voutsas, et al.; "Deposition and Crystallization of a-Si Low Pressure Chemically Vapor . . . "; J. Electrochem. Soc.; vol. 140, No. 3; pp. 871-877 (Mar. 1993).
Nam, et al.; "Thin-Film Transistors with Polycrystalline Silicon Prepared by a New Annealing Method"; Jpn. J. Appl. Phys.; vol. 32; pp. 1908-1912 (May 1993).
Lutze, et al.; "Field Oxide Thinning in Poly Buffer LOCOS Isolation with Active Area Spacings to 0.1 um;" J. Electrochem. Soc.; vol. 137, No. 6, pp. 1867-1870 (1990).
Guldi, et al.; "Characterization of Poly-Buffered LOCOS in Manufact. Environment;" J. Electrochem. Soc.; vol. 136, No. 12, pp. 3815-3820 (1989).
Shih, et al.; "On the Elimination of Polysilicon Oxidation-INduced Defects in Adv. VLSI Technology;" Internat'l. Symp. on VLSI Tech.; pp. 93-96, (1985).
Hoshi, et al.; "1.0 um CMOS Process for Highly Stable Tera-Ohm Polysil. Load 1Mb SRAM;" IEDM; pp. 300-303, (1986).
Yang, et al.; "Poly-Void Formation in Poly Buffer LOCOS Process;" Electrochemical Society Spring Meeting; vol. 92-1; pp. 442-443 (1992).
Han, et al.; "Isolation Process Using Polysilicon Buffer Layer For Scaled MOS/VLSI"; VLSI Science and Technology/1984; pp. 334-339 (1984).
De Wolf, et al.; "Characterization of Stress Distribution in Submicron Isolation Structures . . . "; ULSI Science and Technology/1991; pp. 775-784 (1991).
Chonko, et al., "Integrity of Very Thin LPCVD Silicon Films Deposited on SiO2"; The Electrochemical Society-Extended Abstracts; vol. 92-1; pp. 408-409 (1992).

Affiliated with

Also associated with

Rating

Process for forming field isolation and a structure over a semic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for forming field isolation and a structure over a semic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming field isolation and a structure over a semic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-785240