Active solid-state devices (e.g. – transistors – solid-state diode – With means to control surface effects – Insulating coating
Patent
1998-01-27
2000-05-02
Fourson, George
Active solid-state devices (e.g., transistors, solid-state diode
With means to control surface effects
Insulating coating
257644, 257759, 257760, H01L 2329, H01L 2331
Patent
active
060575913
ABSTRACT:
A process for the formation of a device edge morphological structure for protecting and sealing peripherally an electronic circuit integrated in a major surface of a substrate of semiconductor material. The electronic circuit is of the type that calls for formation above the major surface of at least one dielectric multilayer. The dielectric multilayer includes a layer of amorphous planarizing material having a continuous portion extending between two contiguous areas with a more internal first area and a more external second area in the morphological structure. The device edge morphological structure includes in the substrate an excavation on the side of the major surface at the more internal first area of the morphological structure in a zone in which is present the continuous portion of the dielectric multilayer.
REFERENCES:
patent: 4044454 (1977-08-01), Magdo
patent: 4396934 (1983-08-01), Nishida et al.
patent: 4982269 (1991-01-01), Calligaro
patent: 5306936 (1994-04-01), Goto
patent: 5593925 (1997-01-01), Yamaha
patent: 5763936 (1998-06-01), Yamaha et al.
Patent Abstracts of Japan, vol. 12, No. 24 (E-576), Jan. 23, 1988, JP 62181436 (Matsushita Electronics Corp.).
Patent Abstracts of Japan, vol. 8, No. 131 (E-251), Jun. 19, 1984, JP 59043557 (Hitachi Seisakusho KK).
Patent Abstracts of Japan, vol., 14, No. 455 (E-985), Sep. 28, 1990, JP 02181925 (Mitsubishi Electric Corp.).
Patent Abstracts of Japan, vol. 96, No. 5, May 31, 1996, JP 08022983, (Citizen Watch Co. Ltd.).
Calegari Camilla
Carrara Anna
Fratin Lorenzo
Riva Carlo
Fourson George
Galanthay Theodore E.
Garcia Joannie A.
SGS--Thomson Microelectronics S.r.l.
LandOfFree
Process for forming an edge structure to seal integrated electro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for forming an edge structure to seal integrated electro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming an edge structure to seal integrated electro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1595903