Fishing – trapping – and vermin destroying
Patent
1994-11-28
1996-07-16
Fourson, George
Fishing, trapping, and vermin destroying
437 60, 437919, H01L 2170, H01L 2700
Patent
active
055366740
ABSTRACT:
A static-random-access memory cell comprising floating node capacitors is disclosed. In one embodiment, the storage nodes acts as the first plates for the floating node capacitors, and a conductive member acts as the second plates for the floating node capacitors. The conductive member also electrically connects the second plates together, but is not electrically connected to other parts of the memory cell. In another embodiment, a conductive member acts as the second plates of a plurality of memory cells. The conductive member also electrically connects the second plates together, but is not electrically connected to other parts of the memory cells. Processes for forming the memory cells is also disclosed.
REFERENCES:
patent: 4532609 (1985-06-01), Iizuka
patent: 4535426 (1985-08-01), Ariizumi et al.
patent: 4590508 (1986-05-01), Hirakawa et al.
patent: 4679171 (1987-07-01), Logwood et al.
patent: 4725981 (1988-02-01), Rutledge
patent: 4780751 (1988-10-01), Nishimoto
patent: 4805147 (1989-02-01), Yamanaka et al.
patent: 4805148 (1989-02-01), Diehl-Nagle et al.
patent: 4879690 (1989-11-01), Anami et al.
patent: 4984200 (1991-01-01), Saitoo et al.
patent: 5073510 (1991-12-01), Kwon et al.
patent: 5132771 (1992-07-01), Yamanaka et al.
patent: 5135881 (1992-08-01), Saeki
patent: 5135882 (1992-08-01), Karniewicz
patent: 5145799 (1992-09-01), Rodder
patent: 5179033 (1993-01-01), Adan
patent: 5218511 (1993-06-01), Nariani
Yamanaka, et al.; "A 25 um2, New Poly-Si PMOS Load PPL SRAM Cell Having Excellent Soft Error Immunity"; IEDM; pp. 48-51 (1988).
Wang; "High Performance, High Density Capacitively Loaded FET Static RAM"; IBM Tech. Discl. Bulletin; vol. 27, No. 4A; pp. 1950-1951 (1984).
Itabashi, et al.; "A Split Wordline Cell for 16Mb SRAM Using Polysilicon Sidewall Contacts"; IED pp. 477-480 (1991).
Chappell, et al.; "Stability and SER Analysis of Static RAM Cells"; IEEE Trans. on Electron Dev.; vol. ED-32, No. 2; pp. 463-470 (1985).
Baker Frank K.
Kirsch Howard C.
Kosa Yasunobu
McNelly Thomas F.
Fourson George
Meyer George R.
Motorola Inc.
Tsai H. Jey
LandOfFree
Process for forming a static-random-access memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for forming a static-random-access memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming a static-random-access memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1784071