Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Patent
1997-03-27
1999-04-06
Graybill, David
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
438122, H01L 2152, H01L 2158, H01L 2170, H01L 2160
Patent
active
058917551
ABSTRACT:
A process wherein thermal material such as a paste or gel is confined within a paste gap between a surface of a flat cooling plate and an opposing surface of a chip mounted on a surface of a chip carrier or substrate by forming a partition, preferably in the form of a grid, at the periphery of one or more chips. The partition is located laterally in sufficient proximity to the chip and in communication with the paste gap to form a capillary and thus confine motion of a viscous thermal material to repetitive bidirectional flow out of and into the paste gap with relative motion of the chip and the surface of the flat cooling plate. The grid is preferably fitted closely within grooves formed in the surface of the flat cooling plate and preferably supported by leaf springs so that thermal material is confined within cells of the grid while providing support and/or damping of relative motion between the flat cooling plate and the substrate or carrier.
REFERENCES:
patent: 4129881 (1978-12-01), Reichel et al.
patent: 4567505 (1986-01-01), Pease et al.
patent: 4639829 (1987-01-01), Ostergren et al.
patent: 4729060 (1988-03-01), Yamamoto et al.
patent: 4962416 (1990-10-01), Jones et al.
patent: 5541811 (1996-07-01), Henningsson et al.
patent: 5548482 (1996-08-01), Hatauchi et al.
patent: 5621615 (1997-04-01), Dawson et al.
patent: 5648890 (1997-07-01), Loo et al.
patent: 5672548 (1997-09-01), Culnane et al.
patent: 5719443 (1998-02-01), Messina
Edwards David Linn
Iruvanti Sushumna
Messina Gaetano Paolo
Sherif Raed A.
Graybill David
International Business Machines - Corporation
Townsend, Esq. Tiffany
LandOfFree
Process for flat plate cooling a semiconductor chip using a ther does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for flat plate cooling a semiconductor chip using a ther, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for flat plate cooling a semiconductor chip using a ther will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1370990