Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material
Reexamination Certificate
2000-02-16
2001-11-06
Nelms, David (Department: 2818)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
C438S637000, C438S786000, C257S632000, C257S649000, C257S703000, C257S758000
Reexamination Certificate
active
06313018
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention generally relates to the art of microelectronic integrated circuits, and more specifically to a process for fabricating a semiconductor device including an antireflective etch stop layer.
2. Description of the Related Art
A semiconductor integrated circuit includes a large number of individual transistors and other microelectronic devices which must be interconnected to provide the desired functionality. A variety of interconnection techniques have been developed in the art.
Tungsten damascene is a process which includes forming an insulator layer of, for example, silicon dioxide over the microelectronic devices of an integrated circuit. A photoresist layer is formed over the insulator layer, and exposed and developed using photolithography to form a mask having holes therethrough in areas corresponding to desired interconnects.
The insulator layer is etched through the holes in the mask using Reactive Ion Etching (RIE) to form corresponding holes through the insulator layer down to interconnect areas (source, drain, metallization, etc.) of the devices. The holes are filled with tungsten which ohmically contacts the interconnect areas to form local interconnects, self-aligned contacts, vertical interconnects (vias), etc.
Etching of the insulator layer is conventionally performed using octafluorobutene (C
4
F
8
) etchant, which also has a high etch rate for silicon. For this reason, a mechanism must be provided to perform this etch without allowing the etchant to act on the silicon of underlying interconnect areas.
Such a mechanism includes forming an etch stop layer of, for example, silicon nitride or silicon oxynitride underneath the insulator layer, and performing the etch in two stages. The first stage is the octafluorobutene etch through the insulator layer, which terminates at the etch stop layer since octafluorobutene has a relatively low etch rate for the etch stop layer. Then, a second RIE etch is performed using fluoromethane (CH
3
F), which forms holes through the portions of the etch stop layer that are exposed through the holes in the insulator layer, down to the interconnect areas of the devices. This is possible because fluoromethane has a high etch rate for the etch stop layer, but a low etch rate for silicon dioxide.
The structure can be further facilitated by using a silicide technique to increase the conductivity of the interconnect areas of the devices. Siliciding is a fabrication technique that enables electrical interconnections to be made that have reduced resistance and capacitance.
The silicide process comprises forming a layer of a refractory metal silicide material such as tungsten, titanium, tantalum, molybdenum, etc. on a silicon interconnect area (source or drain diffusion region) or on a polysilicon gate to which ohmic contact is to be made, and then reacting the silicide material with the underlaying silicon material to form a silicide surface layer having much lower resistance than heavily doped silicon or polysilicon. A silicide surface layer formed on a polysilicon gate is called “polycide”, whereas a silicide surface layer formed on silicon using a self-aligned process is called “salicide”.
A problem which has remained unsolved in the fabrication of semiconductor integrated circuits using reactive ion etching and a conventional etch stop layer is relatively low selectively. This refers to the rate at which the etch stop layer is etched relative to the rate at which the overlying silicon dioxide insulator layer is etched. Conventional etch stop materials have relatively low selectivities, on the order of 8:1, which make it difficult to accurately end the etching process.
If the octafluorobutene etching is stopped too soon, the silicon dioxide insulator layer will not be etched through completely. In this regard, it is generally necessary to perform overetching in order to ensure the formation of a vertical hole wall through the insulator material. If the etching is stopped too late, the etch stop layer can be etched through and a portion of the underlying silicon layer damaged by undesired etching.
SUMMARY OF THE INVENTION
The present invention overcomes the drawbacks of the prior 10 art by fabricating a semiconductor device using Reactive Ion Etching in combination with an etch stop layer to form tungsten damascene interconnects. The etch stop layer is formed of silicon nitride, silicon oxynitride or silicon oxime having a high silicon content of approximately 40% to 50% by weight.
The etch stop layer has high etch selectivity relative to overlying insulator materials such as silicon dioxide. The etch stop layer also has a high index of refraction and is anti-reflective, thereby improving critical dimension control during photolithographic imaging.
More specifically, a semiconductor structure according to the present invention includes a semiconductor substrate, a semiconductor device formed on a surface of the substrate, and an etch stop layer of a material selected from the group consisting of silicon nitride, silicon oxynitride and silicon oxime formed over the surface of the substrate and the device. The etch stop layer has a silicon content of approximately 40% to 50% by weight.
The device has an interconnect area. The structure further includes an insulator layer formed over the etch stop layer, a first hole formed through the insulator layer to the etch stop layer in alignment with the interconnect area, and a second hole formed through the etch stop layer to the interconnect area. An electrically conductive material fills the first and second holes and ohmically contacts the interconnect area to form an interconnect.
REFERENCES:
patent: 5989957 (1999-11-01), Ngo et al.
patent: 6040619 (2000-03-01), Wang et al.
patent: 6051870 (2000-04-01), Ngo
Cagan Myron R.
Foote David K.
Gupta Subhash
Wang Fei
Advanced Micro Devices , Inc.
Berry Renee R.
Nelms David
LandOfFree
Process for fabricating semiconductor device including... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for fabricating semiconductor device including..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating semiconductor device including... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2597298