Process for fabricating multilayer printed circuits

Metal working – Method of mechanical manufacture – Electrical device making

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

156629, 156633, 1566591, 427 96, H05K 336

Patent

active

052896307

ABSTRACT:
For attaining adhesion between copper circuitry innerlayers and pre-preg layers in a multilayer printed circuit, a conversion coating of copper oxide is provided on the metallic copper surfaces in a manner which develops an altered topography of the underlying metallic copper surfaces. Thereafter, a controlled dissolution and removal of a substantial amount of the copper oxide is effected, in a manner which does not adversely affect the already-developed topography of the underlying metallic copper, and such that the innerlayer, at the time of assembly with the pre-preg layers, has copper surfaces consisting of the topographically altered metallic copper and a relatively small amount of copper oxide thereon. Excellent bonding strengths are achieved with decreased incidence of pink ring formation as compared to conventional processes utilizing copper oxide for adhesion promotion.

REFERENCES:
patent: 3950193 (1976-04-01), Caule
patent: 4642161 (1987-02-01), Akahoshi et al.
patent: 4775444 (1988-10-01), Cordani
patent: 4837050 (1989-06-01), Iwasa et al.
patent: 4902556 (1990-02-01), Benedikt et al.
patent: 4910077 (1990-03-01), Benedikt
patent: 4997516 (1991-03-01), Adler
patent: 5076864 (1991-12-01), Tanaka et al.
patent: 5106454 (1992-04-01), Allardyce et al.
Published Japanesse Patent Application No. 56-153797 (Hitachi; published Apr. 28, 1980) (Claim translation only).
Published Japanese Patent Application No. 58-011789 (Matsushita; published Jan. 22, 1983) (Abstract only).
Published Japanese Patent Application No. 59-25979 (Matsushita; published Feb. 10, 1984) (Claim and excerpt translation).
Published Japanese Patent Application No. 2-58898 (Toshiba; published Feb. 28, 1990) (full translation).
Published Japanese Patent Application No. 2-230794 (Matsushita; published Sep. 12, 1990) (Claim and excerpt translation).
Published Japanese Patent Application No. 2-238942 (Mitsubishi; published Sep. 21, 1990) (Abstract only).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Process for fabricating multilayer printed circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for fabricating multilayer printed circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating multilayer printed circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-569141

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.