Fishing – trapping – and vermin destroying
Patent
1992-09-10
1993-12-14
Thomas, Tom
Fishing, trapping, and vermin destroying
437 40, 437 44, 437162, H01L 2170
Patent
active
052702324
ABSTRACT:
A very thin oxide film is formed at an opening formed in an insulator film and a conductor layer, on a substrate, and impurity-containing polysilicon is formed on the sidewall of the opening. Impurity diffusion from the from the silicon into the substrate through the very thin oxide film causes a lowering in effective concentration of the diffused impurities, resulting in the formation of shallower source/drain region. Thereafter, a gate insulator film and a gate electrode are formed on the substrate surface in an area bounded by an insulator film formed on the sidewall of the opening. The gate electrode smaller than the opening, the size of which corresponds to the limit of processing, and the shallower source/drain region afford a miniaturized MOSFET.
REFERENCES:
patent: 4419810 (1983-12-01), Riseman
patent: 4845046 (1989-07-01), Shimbo
patent: 4939154 (1990-07-01), Shimbo
patent: 4978629 (1990-12-01), Komori et al.
patent: 5008209 (1991-04-01), Appels et al.
patent: 5175118 (1992-12-01), Yoneda
Hisamoto Digh
Kimura Shin'ichiro
Matsuoka Hideyuki
Noda Hiromasa
Shukuri Shoji
Hitachi , Ltd.
Thomas Tom
LandOfFree
Process for fabricating field effect transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for fabricating field effect transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating field effect transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1704962