Fishing – trapping – and vermin destroying
Patent
1991-10-18
1992-06-09
Thomas, Tom
Fishing, trapping, and vermin destroying
437 21, 437 41, 437 62, 437 83, 437228, 357 237, H01L 2170
Patent
active
051206676
ABSTRACT:
A TFTs fabricating process practicable at a low temperature, which includes the steps of forming a multi-layer body on a substrate, the multi-layer body including a semiconductor layer, a gate insulating layer and a lower thin layer, patterning the multi-layer body into islands, thereby removing the other portions of the multi-layer body, forming an insulating layer on the sides of the island-patterned multi-layered portion by etching at a selective ratio between the constituents of the insulating layer and the lower thin layer, forming an upper thin layer, and etching the upper and lower thin layers into upper and lower gate electrodes by use of one resist pattern.
REFERENCES:
patent: 4282543 (1981-08-01), Ihara et al.
patent: 4788157 (1988-11-01), Nakamura
patent: 4943837 (1990-07-01), Komishi et al.
patent: 4980308 (1990-12-01), Hayashi et al.
patent: 5023197 (1991-06-01), Haond et al.
Morita Tatsuo
Tarui Keiji
Tsuchimoto Shuhei
Sharp Kabushiki Kaisha
Thomas Tom
LandOfFree
Process for fabricating a thin film transistor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for fabricating a thin film transistor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating a thin film transistor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1804227