Adhesive bonding and miscellaneous chemical manufacture – Methods – Surface bonding and/or assembly therefor
Reexamination Certificate
1995-10-13
2002-04-16
Gallagher, John J. (Department: 1733)
Adhesive bonding and miscellaneous chemical manufacture
Methods
Surface bonding and/or assembly therefor
C156S330900, 43
Reexamination Certificate
active
06372080
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates to a heat-resistant adhesive especially suitable for the bonding of a semiconductor chip to a lead frame and an adhesive member using the adhesive.
More particularly, this invention relates to a heat-resistant adhesive suitable for use in a semiconductor package, especially a package of LOC (lead on chip) structure, which is capable of preventing or minimizing the occurrence of cracks when solder is subjected to reflow when the package has absorbed moisture.
2. Description of the Related Art
The semiconductor package is fabricated by connecting a lead frame to a semiconductor chip using an adhesive or resonance solder and electrically connecting electrodes of the chip to the lead frame, followed by sealing the entire structure into a molded form as illustrated in
FIGS. 1
thru 3.
In general, a conventional package has a structure as shown in
FIG. 3
where the chip is mounted on a tab (die pad) of the lead frame. The connection between the lead frame and the chip is made by Au—Si resonance solder or a thermosetting epoxy adhesive (a die bonding agent).
However, the integration degree of in the package has become higher and a size of a chip to be mounted therein has become larger, the percentage of the volume occupied by the chip has become higher to such an extent that the chip cannot completely be encased in a structure as shown in
FIG. 3
where the chip is mounted on the tab such of the lead frame. To solve this problem, such a package having no tab as shown in
FIG. 1
or
FIG. 2
has been proposed, for example, in U.S. Pat. No. 5,140,404, Japanese Patent Application Publications (KOKAI) 61-218139 and 61-241959, U.S. Pat. No. 4,862,245, and Japanese Patent Application Publications (KOKAI) 2-36542 and 4-318962. The package structures of
FIGS. 1 and 2
are called LOC (lead on chip) and COL (chip on lead), respectively. In these packages, the connection between the lead frame and the chip is made by a thermosetting adhesive or a heat-resistant hot melt.
With the structures as shown in
FIGS. 1 and 2
, it is the trend that as the package size is becoming smaller and thinner and the percentage of the occupation by the chip is becoming higher, the thickness of the sealing material is becoming thinner accordingly.
Therefore, moisture absorbed by the adhesive or the sealing material would more readily often cause cracks in the package when it evaporates or expands.
To solve this problem, some attempts to improve the sealing materials and/or the adhesives employable for the package have been proposed. For example, with respect to the sealing materials, lowering of moisture absorption and improvement of mechanical strength have been discussed (Japanese Patent Application Publication (KOKAI) 5-67703). With respect to the adhesives, it has been proposed to reduce the moisture absorption or to divide an adhesive member into small pieces to promote escape of vapor during reflow in the soldering (Japanese Patent Application Publication (KOKAI) 3-109757). However, there has been no proposal about the approach from the properties of the adhesive to be employed for the LOC package.
There has been another attempt which intentionally allows a solvent to remain with a view to lowering a bonding temperature, lowering the viscosity of the resin (Japanese Patent Application Publication (KOKAI) 3-64386) or allowing a solvent to remain to improve the fluidity and increase the adhesion to lower the possibility of a possible leak current between inner leads (Japanese Patent Application Publication (KOKAI) 2-36542).
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide an adhesive suitable for use in a semiconductor package, especially a semiconductor package of LOC structure, which is capable of preventing possible cracks from occurring during reflow of solder when the package has absorbed moisture.
The inventors of the present invention has unexpectedly found, as a result of their research of the relationship between cracks developed in the LOC package during reflow of the solder when the package has absorbed moisture and the properties of the adhesive employed. The inventors have unexpectedly found that the fluidity or hardness of the adhesive at a high temperature has more attributable to the-package cracks than the moisture absorption or the glass transition point Tg of the adhesive. More particularly, they have found that an adhesive having a specific hardness or fluidity may advantageously be employed to prevent the package cracks in the LOC package. Thus, the present invention has been achieved.
Heretofore, it has only been known that that the solvent may be intentionally left in the adhesive with a view to lowering the bonding temperature to lower the viscosity of the resin (KOKAI 3-64386) or the solvent may be left to enhance the fluidity and improve the adhesion for reducing current leakage between the inner leads (KOKAI 2-36542). It has not been known before the present invention that the hardness or retardation of the flow of the adhesive is more influential on the package cracks than the moisture absorption or Tg of the adhesion and that the adhesive having the specific hardness or fluidity is surprisingly effective to improve the resistance against the package cracks.
The present invention therefore provides:
(a) a heat-resistant adhesive suitable for use in an adhesive member for the fabrication of a semiconductor package by bonding a semiconductor chip to a lead frame with the adhesive member and molding at least the semiconductor chip and the bonded part between the semiconductor chip and the lead frame with a molding compound, in which the heat-resistent adhesive has a coming-out-length of not more than 2 mm and a water absorption rate of not more than 3 wt. %,
(b) a heat-resistant adhesive suitable for use in an adhesive member for the fabrication of a semiconductor package by bonding a semiconductor chip to a lead frame with the adhesive member and molding at least the semiconductor chip and the bonded part between the semiconductor chip and the lead frame with a molding compound, in which the heat-resistent adhesive has a coming-out length of not more than 2 mm, a water absorption rate of not more than 3 wt. % and a glass transition temperature of at least 200° C.,
(c) a heat-resistant adhesive, in which the adhesive member is a composite adhesive sheet comprising a heat-resistant film and the heat-resistant adhesive applied in the form of a coating layer on one surface or opposite surfaces of the heat-resistant film, and
(d) a heat-resistant adhesive, in which the adhesive member consists of the heat-resistant adhesive alone. The heat-resistant adhesives according to the present invention have excellent package-crack resistance and are effective especially for the improvement of the reliability of semiconductor packages.
The term “water absorption rate” used herein means a water absorption rate obtained from a change in weight of an adhesive before and after immersion in water. Here, a film of the adhesive having a size of 5 cm×5 cm with a thickness of 25 &mgr;m is used as a testing object and, after dried at 100° C. for 1 hour, it is immersed in water at 23° C. for 24 hours to measure the water absoprtion.
REFERENCES:
patent: 4545840 (1985-10-01), Newman et al.
patent: 4862245 (1989-08-01), Pashby et al.
patent: 4862246 (1989-08-01), Masuda et al.
patent: 5068712 (1991-11-01), Murakami et al.
patent: 5140404 (1992-08-01), Fogal et al.
patent: 5254412 (1993-10-01), Fujimoto
patent: 5286679 (1994-02-01), Farnworth et al.
patent: 5304842 (1994-04-01), Farnworth et al.
patent: 5434106 (1995-07-01), Lim et al.
patent: 61-218139 (1986-09-01), None
patent: 61-241959 (1986-10-01), None
patent: 63-186735 (1988-08-01), None
patent: 2-36542 (1990-02-01), None
patent: 2-036542 (1990-04-01), None
patent: 3-64386 (1991-03-01), None
patent: 3-109757 (1991-05-01), None
patent: 4-318962 (1992-11-01), None
patent: 5-67703 (1993-03-01), None
patent: 5-021481 (1993-06-01), None
Iwazaki Yoshihide
Matsuura Hidekazu
Ohta Naoto
Gallagher John J.
Hitachi Chemical Company, Ltd
Pennie & Edmonds LLP
LandOfFree
Process for fabricating a crack resistant resin encapsulated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for fabricating a crack resistant resin encapsulated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for fabricating a crack resistant resin encapsulated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2869015